updated with correct pinout for socket High protection schematic.
This commit is contained in:
parent
9dddf21eef
commit
bdf2665645
19
README.md
19
README.md
|
@ -1,17 +1,8 @@
|
||||||
# FG004_A(Low Power)
|
# FG004_A(High Power)
|
||||||
|
|
||||||
## Description
|
## Description
|
||||||
|
|
||||||
This embedded firmware is the Low Power mode for the triac software.
|
This embedded firmware is the High Power mode for the triac software.
|
||||||
|
|
||||||
It causes the attiny404 to generate pulses, which are delayed
|
|
||||||
by a value configured in the `config.h` file.
|
|
||||||
|
|
||||||
The timing is done after the PZC(positive zero crossing) of the AC input
|
|
||||||
waveform.
|
|
||||||
|
|
||||||
It then samples the ADC pins to see if the load is within tollerable
|
|
||||||
values.
|
|
||||||
|
|
||||||
### Micro Controller Pins
|
### Micro Controller Pins
|
||||||
|
|
||||||
|
@ -22,13 +13,13 @@ values.
|
||||||
3. PA5(ADC_LOAD2)
|
3. PA5(ADC_LOAD2)
|
||||||
4. PA6(ADC_LOAD3)
|
4. PA6(ADC_LOAD3)
|
||||||
5. PA7(zerocrossing)
|
5. PA7(zerocrossing)
|
||||||
6. PB3(G2)
|
6. PB3(EN2)
|
||||||
7. PB2(G3)
|
7. PB2(EN3)
|
||||||
8. PB1(SDA)
|
8. PB1(SDA)
|
||||||
9. PB0(SCL)
|
9. PB0(SCL)
|
||||||
10. RST(NC)
|
10. RST(NC)
|
||||||
11. PA1(G1)
|
11. PA1(G1)
|
||||||
12. PA2(NC)
|
12. PA2(EN1)
|
||||||
13. PA3(NC)
|
13. PA3(NC)
|
||||||
14. VSS(GND)
|
14. VSS(GND)
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue