init commit of avr assembly
This commit is contained in:
commit
a12d92fadd
|
|
@ -0,0 +1,754 @@
|
||||||
|
__DEFAULT__ C 0000 0
|
||||||
|
__ATtiny4__ C 0001 1
|
||||||
|
__ATtiny5__ C 0002 2
|
||||||
|
__ATtiny9__ C 0003 3
|
||||||
|
__ATtiny10__ C 0004 4
|
||||||
|
__ATtiny11__ C 0005 5
|
||||||
|
__ATtiny12__ C 0006 6
|
||||||
|
__ATtiny13__ C 0007 7
|
||||||
|
__ATtiny13A__ C 0008 8
|
||||||
|
__ATtiny15__ C 0009 9
|
||||||
|
__ATtiny20__ C 000a 10
|
||||||
|
__ATtiny22__ C 000b 11
|
||||||
|
__ATtiny24__ C 000c 12
|
||||||
|
__ATtiny24A__ C 000d 13
|
||||||
|
__ATtiny25__ C 000e 14
|
||||||
|
__ATtiny26__ C 000f 15
|
||||||
|
__ATtiny28__ C 0010 16
|
||||||
|
__ATtiny44__ C 0011 17
|
||||||
|
__ATtiny44A__ C 0012 18
|
||||||
|
__ATtiny45__ C 0013 19
|
||||||
|
__ATtiny84__ C 0014 20
|
||||||
|
__ATtiny85__ C 0015 21
|
||||||
|
__ATtiny2313__ C 0016 22
|
||||||
|
__ATtiny2313A__ C 0017 23
|
||||||
|
__ATtiny4313__ C 0018 24
|
||||||
|
__AT90S1200__ C 0019 25
|
||||||
|
__AT90S2313__ C 001a 26
|
||||||
|
__AT90S2323__ C 001b 27
|
||||||
|
__AT90S2333__ C 001c 28
|
||||||
|
__AT90S2343__ C 001d 29
|
||||||
|
__AT90S4414__ C 001e 30
|
||||||
|
__AT90S4433__ C 001f 31
|
||||||
|
__AT90S4434__ C 0020 32
|
||||||
|
__AT90S8515__ C 0021 33
|
||||||
|
__AT90C8534__ C 0022 34
|
||||||
|
__AT90S8535__ C 0023 35
|
||||||
|
__ATmega8__ C 0024 36
|
||||||
|
__ATmega161__ C 0025 37
|
||||||
|
__ATmega162__ C 0026 38
|
||||||
|
__ATmega163__ C 0027 39
|
||||||
|
__ATmega16__ C 0028 40
|
||||||
|
__ATmega323__ C 0029 41
|
||||||
|
__ATmega328P__ C 002a 42
|
||||||
|
__ATmega32__ C 002b 43
|
||||||
|
__ATmega603__ C 002c 44
|
||||||
|
__ATmega103__ C 002d 45
|
||||||
|
__ATmega104__ C 002e 46
|
||||||
|
__ATmega128__ C 002f 47
|
||||||
|
__ATmega48__ C 0030 48
|
||||||
|
__ATmega88__ C 0031 49
|
||||||
|
__ATmega168__ C 0032 50
|
||||||
|
__ATmega8515__ C 0033 51
|
||||||
|
__AT94K__ C 0034 52
|
||||||
|
_M328PDEF_INC_ C 0001 1
|
||||||
|
SIGNATURE_000 C 001e 30
|
||||||
|
SIGNATURE_001 C 0095 149
|
||||||
|
SIGNATURE_002 C 000f 15
|
||||||
|
UDR0 C 00c6 198
|
||||||
|
UBRR0L C 00c4 196
|
||||||
|
UBRR0H C 00c5 197
|
||||||
|
UCSR0C C 00c2 194
|
||||||
|
UCSR0B C 00c1 193
|
||||||
|
UCSR0A C 00c0 192
|
||||||
|
TWAMR C 00bd 189
|
||||||
|
TWCR C 00bc 188
|
||||||
|
TWDR C 00bb 187
|
||||||
|
TWAR C 00ba 186
|
||||||
|
TWSR C 00b9 185
|
||||||
|
TWBR C 00b8 184
|
||||||
|
ASSR C 00b6 182
|
||||||
|
OCR2B C 00b4 180
|
||||||
|
OCR2A C 00b3 179
|
||||||
|
TCNT2 C 00b2 178
|
||||||
|
TCCR2B C 00b1 177
|
||||||
|
TCCR2A C 00b0 176
|
||||||
|
OCR1BL C 008a 138
|
||||||
|
OCR1BH C 008b 139
|
||||||
|
OCR1AL C 0088 136
|
||||||
|
OCR1AH C 0089 137
|
||||||
|
ICR1L C 0086 134
|
||||||
|
ICR1H C 0087 135
|
||||||
|
TCNT1L C 0084 132
|
||||||
|
TCNT1H C 0085 133
|
||||||
|
TCCR1C C 0082 130
|
||||||
|
TCCR1B C 0081 129
|
||||||
|
TCCR1A C 0080 128
|
||||||
|
DIDR1 C 007f 127
|
||||||
|
DIDR0 C 007e 126
|
||||||
|
ADMUX C 007c 124
|
||||||
|
ADCSRB C 007b 123
|
||||||
|
ADCSRA C 007a 122
|
||||||
|
ADCH C 0079 121
|
||||||
|
ADCL C 0078 120
|
||||||
|
TIMSK2 C 0070 112
|
||||||
|
TIMSK1 C 006f 111
|
||||||
|
TIMSK0 C 006e 110
|
||||||
|
PCMSK1 C 006c 108
|
||||||
|
PCMSK2 C 006d 109
|
||||||
|
PCMSK0 C 006b 107
|
||||||
|
EICRA C 0069 105
|
||||||
|
PCICR C 0068 104
|
||||||
|
OSCCAL C 0066 102
|
||||||
|
PRR C 0064 100
|
||||||
|
CLKPR C 0061 97
|
||||||
|
WDTCSR C 0060 96
|
||||||
|
SREG C 003f 63
|
||||||
|
SPL C 003d 61
|
||||||
|
SPH C 003e 62
|
||||||
|
SPMCSR C 0037 55
|
||||||
|
MCUCR C 0035 53
|
||||||
|
MCUSR C 0034 52
|
||||||
|
SMCR C 0033 51
|
||||||
|
ACSR C 0030 48
|
||||||
|
SPDR C 002e 46
|
||||||
|
SPSR C 002d 45
|
||||||
|
SPCR C 002c 44
|
||||||
|
GPIOR2 C 002b 43
|
||||||
|
GPIOR1 C 002a 42
|
||||||
|
OCR0B C 0028 40
|
||||||
|
OCR0A C 0027 39
|
||||||
|
TCNT0 C 0026 38
|
||||||
|
TCCR0B C 0025 37
|
||||||
|
TCCR0A C 0024 36
|
||||||
|
GTCCR C 0023 35
|
||||||
|
EEARH C 0022 34
|
||||||
|
EEARL C 0021 33
|
||||||
|
EEDR C 0020 32
|
||||||
|
EECR C 001f 31
|
||||||
|
GPIOR0 C 001e 30
|
||||||
|
EIMSK C 001d 29
|
||||||
|
EIFR C 001c 28
|
||||||
|
PCIFR C 001b 27
|
||||||
|
TIFR2 C 0017 23
|
||||||
|
TIFR1 C 0016 22
|
||||||
|
TIFR0 C 0015 21
|
||||||
|
PORTD C 000b 11
|
||||||
|
DDRD C 000a 10
|
||||||
|
PIND C 0009 9
|
||||||
|
PORTC C 0008 8
|
||||||
|
DDRC C 0007 7
|
||||||
|
PINC C 0006 6
|
||||||
|
PORTB C 0005 5
|
||||||
|
DDRB C 0004 4
|
||||||
|
PINB C 0003 3
|
||||||
|
UDR0_0 C 0000 0
|
||||||
|
UDR0_1 C 0001 1
|
||||||
|
UDR0_2 C 0002 2
|
||||||
|
UDR0_3 C 0003 3
|
||||||
|
UDR0_4 C 0004 4
|
||||||
|
UDR0_5 C 0005 5
|
||||||
|
UDR0_6 C 0006 6
|
||||||
|
UDR0_7 C 0007 7
|
||||||
|
MPCM0 C 0000 0
|
||||||
|
U2X0 C 0001 1
|
||||||
|
UPE0 C 0002 2
|
||||||
|
DOR0 C 0003 3
|
||||||
|
FE0 C 0004 4
|
||||||
|
UDRE0 C 0005 5
|
||||||
|
TXC0 C 0006 6
|
||||||
|
RXC0 C 0007 7
|
||||||
|
TXB80 C 0000 0
|
||||||
|
RXB80 C 0001 1
|
||||||
|
UCSZ02 C 0002 2
|
||||||
|
TXEN0 C 0003 3
|
||||||
|
RXEN0 C 0004 4
|
||||||
|
UDRIE0 C 0005 5
|
||||||
|
TXCIE0 C 0006 6
|
||||||
|
RXCIE0 C 0007 7
|
||||||
|
UCPOL0 C 0000 0
|
||||||
|
UCSZ00 C 0001 1
|
||||||
|
UCPHA0 C 0001 1
|
||||||
|
UCSZ01 C 0002 2
|
||||||
|
UDORD0 C 0002 2
|
||||||
|
USBS0 C 0003 3
|
||||||
|
UPM00 C 0004 4
|
||||||
|
UPM01 C 0005 5
|
||||||
|
UMSEL00 C 0006 6
|
||||||
|
UMSEL0 C 0006 6
|
||||||
|
UMSEL01 C 0007 7
|
||||||
|
UMSEL1 C 0007 7
|
||||||
|
UBRR8 C 0000 0
|
||||||
|
UBRR9 C 0001 1
|
||||||
|
UBRR10 C 0002 2
|
||||||
|
UBRR11 C 0003 3
|
||||||
|
_UBRR0 C 0000 0
|
||||||
|
_UBRR1 C 0001 1
|
||||||
|
UBRR2 C 0002 2
|
||||||
|
UBRR3 C 0003 3
|
||||||
|
UBRR4 C 0004 4
|
||||||
|
UBRR5 C 0005 5
|
||||||
|
UBRR6 C 0006 6
|
||||||
|
UBRR7 C 0007 7
|
||||||
|
TWAM0 C 0001 1
|
||||||
|
TWAMR0 C 0001 1
|
||||||
|
TWAM1 C 0002 2
|
||||||
|
TWAMR1 C 0002 2
|
||||||
|
TWAM2 C 0003 3
|
||||||
|
TWAMR2 C 0003 3
|
||||||
|
TWAM3 C 0004 4
|
||||||
|
TWAMR3 C 0004 4
|
||||||
|
TWAM4 C 0005 5
|
||||||
|
TWAMR4 C 0005 5
|
||||||
|
TWAM5 C 0006 6
|
||||||
|
TWAMR5 C 0006 6
|
||||||
|
TWAM6 C 0007 7
|
||||||
|
TWAMR6 C 0007 7
|
||||||
|
TWBR0 C 0000 0
|
||||||
|
TWBR1 C 0001 1
|
||||||
|
TWBR2 C 0002 2
|
||||||
|
TWBR3 C 0003 3
|
||||||
|
TWBR4 C 0004 4
|
||||||
|
TWBR5 C 0005 5
|
||||||
|
TWBR6 C 0006 6
|
||||||
|
TWBR7 C 0007 7
|
||||||
|
TWIE C 0000 0
|
||||||
|
TWEN C 0002 2
|
||||||
|
TWWC C 0003 3
|
||||||
|
TWSTO C 0004 4
|
||||||
|
TWSTA C 0005 5
|
||||||
|
TWEA C 0006 6
|
||||||
|
TWINT C 0007 7
|
||||||
|
TWPS0 C 0000 0
|
||||||
|
TWPS1 C 0001 1
|
||||||
|
TWS3 C 0003 3
|
||||||
|
TWS4 C 0004 4
|
||||||
|
TWS5 C 0005 5
|
||||||
|
TWS6 C 0006 6
|
||||||
|
TWS7 C 0007 7
|
||||||
|
TWD0 C 0000 0
|
||||||
|
TWD1 C 0001 1
|
||||||
|
TWD2 C 0002 2
|
||||||
|
TWD3 C 0003 3
|
||||||
|
TWD4 C 0004 4
|
||||||
|
TWD5 C 0005 5
|
||||||
|
TWD6 C 0006 6
|
||||||
|
TWD7 C 0007 7
|
||||||
|
TWGCE C 0000 0
|
||||||
|
TWA0 C 0001 1
|
||||||
|
TWA1 C 0002 2
|
||||||
|
TWA2 C 0003 3
|
||||||
|
TWA3 C 0004 4
|
||||||
|
TWA4 C 0005 5
|
||||||
|
TWA5 C 0006 6
|
||||||
|
TWA6 C 0007 7
|
||||||
|
TOIE1 C 0000 0
|
||||||
|
OCIE1A C 0001 1
|
||||||
|
OCIE1B C 0002 2
|
||||||
|
ICIE1 C 0005 5
|
||||||
|
TOV1 C 0000 0
|
||||||
|
OCF1A C 0001 1
|
||||||
|
OCF1B C 0002 2
|
||||||
|
ICF1 C 0005 5
|
||||||
|
WGM10 C 0000 0
|
||||||
|
WGM11 C 0001 1
|
||||||
|
COM1B0 C 0004 4
|
||||||
|
COM1B1 C 0005 5
|
||||||
|
COM1A0 C 0006 6
|
||||||
|
COM1A1 C 0007 7
|
||||||
|
CS10 C 0000 0
|
||||||
|
CS11 C 0001 1
|
||||||
|
CS12 C 0002 2
|
||||||
|
WGM12 C 0003 3
|
||||||
|
WGM13 C 0004 4
|
||||||
|
ICES1 C 0006 6
|
||||||
|
ICNC1 C 0007 7
|
||||||
|
FOC1B C 0006 6
|
||||||
|
FOC1A C 0007 7
|
||||||
|
PSRSYNC C 0000 0
|
||||||
|
TSM C 0007 7
|
||||||
|
TOIE2 C 0000 0
|
||||||
|
TOIE2A C 0000 0
|
||||||
|
OCIE2A C 0001 1
|
||||||
|
OCIE2B C 0002 2
|
||||||
|
TOV2 C 0000 0
|
||||||
|
OCF2A C 0001 1
|
||||||
|
OCF2B C 0002 2
|
||||||
|
WGM20 C 0000 0
|
||||||
|
WGM21 C 0001 1
|
||||||
|
COM2B0 C 0004 4
|
||||||
|
COM2B1 C 0005 5
|
||||||
|
COM2A0 C 0006 6
|
||||||
|
COM2A1 C 0007 7
|
||||||
|
CS20 C 0000 0
|
||||||
|
CS21 C 0001 1
|
||||||
|
CS22 C 0002 2
|
||||||
|
WGM22 C 0003 3
|
||||||
|
FOC2B C 0006 6
|
||||||
|
FOC2A C 0007 7
|
||||||
|
TCNT2_0 C 0000 0
|
||||||
|
TCNT2_1 C 0001 1
|
||||||
|
TCNT2_2 C 0002 2
|
||||||
|
TCNT2_3 C 0003 3
|
||||||
|
TCNT2_4 C 0004 4
|
||||||
|
TCNT2_5 C 0005 5
|
||||||
|
TCNT2_6 C 0006 6
|
||||||
|
TCNT2_7 C 0007 7
|
||||||
|
OCR2A_0 C 0000 0
|
||||||
|
OCR2A_1 C 0001 1
|
||||||
|
OCR2A_2 C 0002 2
|
||||||
|
OCR2A_3 C 0003 3
|
||||||
|
OCR2A_4 C 0004 4
|
||||||
|
OCR2A_5 C 0005 5
|
||||||
|
OCR2A_6 C 0006 6
|
||||||
|
OCR2A_7 C 0007 7
|
||||||
|
OCR2B_0 C 0000 0
|
||||||
|
OCR2B_1 C 0001 1
|
||||||
|
OCR2B_2 C 0002 2
|
||||||
|
OCR2B_3 C 0003 3
|
||||||
|
OCR2B_4 C 0004 4
|
||||||
|
OCR2B_5 C 0005 5
|
||||||
|
OCR2B_6 C 0006 6
|
||||||
|
OCR2B_7 C 0007 7
|
||||||
|
TCR2BUB C 0000 0
|
||||||
|
TCR2AUB C 0001 1
|
||||||
|
OCR2BUB C 0002 2
|
||||||
|
OCR2AUB C 0003 3
|
||||||
|
TCN2UB C 0004 4
|
||||||
|
AS2 C 0005 5
|
||||||
|
EXCLK C 0006 6
|
||||||
|
PSRASY C 0001 1
|
||||||
|
PSR2 C 0001 1
|
||||||
|
MUX0 C 0000 0
|
||||||
|
MUX1 C 0001 1
|
||||||
|
MUX2 C 0002 2
|
||||||
|
MUX3 C 0003 3
|
||||||
|
ADLAR C 0005 5
|
||||||
|
REFS0 C 0006 6
|
||||||
|
REFS1 C 0007 7
|
||||||
|
ADPS0 C 0000 0
|
||||||
|
ADPS1 C 0001 1
|
||||||
|
ADPS2 C 0002 2
|
||||||
|
ADIE C 0003 3
|
||||||
|
ADIF C 0004 4
|
||||||
|
ADATE C 0005 5
|
||||||
|
ADSC C 0006 6
|
||||||
|
ADEN C 0007 7
|
||||||
|
ADTS0 C 0000 0
|
||||||
|
ADTS1 C 0001 1
|
||||||
|
ADTS2 C 0002 2
|
||||||
|
ACME C 0006 6
|
||||||
|
ADCH0 C 0000 0
|
||||||
|
ADCH1 C 0001 1
|
||||||
|
ADCH2 C 0002 2
|
||||||
|
ADCH3 C 0003 3
|
||||||
|
ADCH4 C 0004 4
|
||||||
|
ADCH5 C 0005 5
|
||||||
|
ADCH6 C 0006 6
|
||||||
|
ADCH7 C 0007 7
|
||||||
|
ADCL0 C 0000 0
|
||||||
|
ADCL1 C 0001 1
|
||||||
|
ADCL2 C 0002 2
|
||||||
|
ADCL3 C 0003 3
|
||||||
|
ADCL4 C 0004 4
|
||||||
|
ADCL5 C 0005 5
|
||||||
|
ADCL6 C 0006 6
|
||||||
|
ADCL7 C 0007 7
|
||||||
|
ADC0D C 0000 0
|
||||||
|
ADC1D C 0001 1
|
||||||
|
ADC2D C 0002 2
|
||||||
|
ADC3D C 0003 3
|
||||||
|
ADC4D C 0004 4
|
||||||
|
ADC5D C 0005 5
|
||||||
|
ACIS0 C 0000 0
|
||||||
|
ACIS1 C 0001 1
|
||||||
|
ACIC C 0002 2
|
||||||
|
ACIE C 0003 3
|
||||||
|
ACI C 0004 4
|
||||||
|
ACO C 0005 5
|
||||||
|
ACBG C 0006 6
|
||||||
|
ACD C 0007 7
|
||||||
|
AIN0D C 0000 0
|
||||||
|
AIN1D C 0001 1
|
||||||
|
PORTB0 C 0000 0
|
||||||
|
PB0 C 0000 0
|
||||||
|
PORTB1 C 0001 1
|
||||||
|
PB1 C 0001 1
|
||||||
|
PORTB2 C 0002 2
|
||||||
|
PB2 C 0002 2
|
||||||
|
PORTB3 C 0003 3
|
||||||
|
PB3 C 0003 3
|
||||||
|
PORTB4 C 0004 4
|
||||||
|
PB4 C 0004 4
|
||||||
|
PORTB5 C 0005 5
|
||||||
|
PB5 C 0005 5
|
||||||
|
PORTB6 C 0006 6
|
||||||
|
PB6 C 0006 6
|
||||||
|
PORTB7 C 0007 7
|
||||||
|
PB7 C 0007 7
|
||||||
|
DDB0 C 0000 0
|
||||||
|
DDB1 C 0001 1
|
||||||
|
DDB2 C 0002 2
|
||||||
|
DDB3 C 0003 3
|
||||||
|
DDB4 C 0004 4
|
||||||
|
DDB5 C 0005 5
|
||||||
|
DDB6 C 0006 6
|
||||||
|
DDB7 C 0007 7
|
||||||
|
PINB0 C 0000 0
|
||||||
|
PINB1 C 0001 1
|
||||||
|
PINB2 C 0002 2
|
||||||
|
PINB3 C 0003 3
|
||||||
|
PINB4 C 0004 4
|
||||||
|
PINB5 C 0005 5
|
||||||
|
PINB6 C 0006 6
|
||||||
|
PINB7 C 0007 7
|
||||||
|
PORTC0 C 0000 0
|
||||||
|
PC0 C 0000 0
|
||||||
|
PORTC1 C 0001 1
|
||||||
|
PC1 C 0001 1
|
||||||
|
PORTC2 C 0002 2
|
||||||
|
PC2 C 0002 2
|
||||||
|
PORTC3 C 0003 3
|
||||||
|
PC3 C 0003 3
|
||||||
|
PORTC4 C 0004 4
|
||||||
|
PC4 C 0004 4
|
||||||
|
PORTC5 C 0005 5
|
||||||
|
PC5 C 0005 5
|
||||||
|
PORTC6 C 0006 6
|
||||||
|
PC6 C 0006 6
|
||||||
|
DDC0 C 0000 0
|
||||||
|
DDC1 C 0001 1
|
||||||
|
DDC2 C 0002 2
|
||||||
|
DDC3 C 0003 3
|
||||||
|
DDC4 C 0004 4
|
||||||
|
DDC5 C 0005 5
|
||||||
|
DDC6 C 0006 6
|
||||||
|
PINC0 C 0000 0
|
||||||
|
PINC1 C 0001 1
|
||||||
|
PINC2 C 0002 2
|
||||||
|
PINC3 C 0003 3
|
||||||
|
PINC4 C 0004 4
|
||||||
|
PINC5 C 0005 5
|
||||||
|
PINC6 C 0006 6
|
||||||
|
PORTD0 C 0000 0
|
||||||
|
PD0 C 0000 0
|
||||||
|
PORTD1 C 0001 1
|
||||||
|
PD1 C 0001 1
|
||||||
|
PORTD2 C 0002 2
|
||||||
|
PD2 C 0002 2
|
||||||
|
PORTD3 C 0003 3
|
||||||
|
PD3 C 0003 3
|
||||||
|
PORTD4 C 0004 4
|
||||||
|
PD4 C 0004 4
|
||||||
|
PORTD5 C 0005 5
|
||||||
|
PD5 C 0005 5
|
||||||
|
PORTD6 C 0006 6
|
||||||
|
PD6 C 0006 6
|
||||||
|
PORTD7 C 0007 7
|
||||||
|
PD7 C 0007 7
|
||||||
|
DDD0 C 0000 0
|
||||||
|
DDD1 C 0001 1
|
||||||
|
DDD2 C 0002 2
|
||||||
|
DDD3 C 0003 3
|
||||||
|
DDD4 C 0004 4
|
||||||
|
DDD5 C 0005 5
|
||||||
|
DDD6 C 0006 6
|
||||||
|
DDD7 C 0007 7
|
||||||
|
PIND0 C 0000 0
|
||||||
|
PIND1 C 0001 1
|
||||||
|
PIND2 C 0002 2
|
||||||
|
PIND3 C 0003 3
|
||||||
|
PIND4 C 0004 4
|
||||||
|
PIND5 C 0005 5
|
||||||
|
PIND6 C 0006 6
|
||||||
|
PIND7 C 0007 7
|
||||||
|
TOIE0 C 0000 0
|
||||||
|
OCIE0A C 0001 1
|
||||||
|
OCIE0B C 0002 2
|
||||||
|
TOV0 C 0000 0
|
||||||
|
OCF0A C 0001 1
|
||||||
|
OCF0B C 0002 2
|
||||||
|
WGM00 C 0000 0
|
||||||
|
WGM01 C 0001 1
|
||||||
|
COM0B0 C 0004 4
|
||||||
|
COM0B1 C 0005 5
|
||||||
|
COM0A0 C 0006 6
|
||||||
|
COM0A1 C 0007 7
|
||||||
|
CS00 C 0000 0
|
||||||
|
CS01 C 0001 1
|
||||||
|
CS02 C 0002 2
|
||||||
|
WGM02 C 0003 3
|
||||||
|
FOC0B C 0006 6
|
||||||
|
FOC0A C 0007 7
|
||||||
|
TCNT0_0 C 0000 0
|
||||||
|
TCNT0_1 C 0001 1
|
||||||
|
TCNT0_2 C 0002 2
|
||||||
|
TCNT0_3 C 0003 3
|
||||||
|
TCNT0_4 C 0004 4
|
||||||
|
TCNT0_5 C 0005 5
|
||||||
|
TCNT0_6 C 0006 6
|
||||||
|
TCNT0_7 C 0007 7
|
||||||
|
OCR0A_0 C 0000 0
|
||||||
|
OCR0A_1 C 0001 1
|
||||||
|
OCR0A_2 C 0002 2
|
||||||
|
OCR0A_3 C 0003 3
|
||||||
|
OCR0A_4 C 0004 4
|
||||||
|
OCR0A_5 C 0005 5
|
||||||
|
OCR0A_6 C 0006 6
|
||||||
|
OCR0A_7 C 0007 7
|
||||||
|
OCR0B_0 C 0000 0
|
||||||
|
OCR0B_1 C 0001 1
|
||||||
|
OCR0B_2 C 0002 2
|
||||||
|
OCR0B_3 C 0003 3
|
||||||
|
OCR0B_4 C 0004 4
|
||||||
|
OCR0B_5 C 0005 5
|
||||||
|
OCR0B_6 C 0006 6
|
||||||
|
OCR0B_7 C 0007 7
|
||||||
|
PSR10 C 0000 0
|
||||||
|
ISC00 C 0000 0
|
||||||
|
ISC01 C 0001 1
|
||||||
|
ISC10 C 0002 2
|
||||||
|
ISC11 C 0003 3
|
||||||
|
INT0 C 0000 0
|
||||||
|
INT1 C 0001 1
|
||||||
|
INTF0 C 0000 0
|
||||||
|
INTF1 C 0001 1
|
||||||
|
PCIE0 C 0000 0
|
||||||
|
PCIE1 C 0001 1
|
||||||
|
PCIE2 C 0002 2
|
||||||
|
PCINT16 C 0000 0
|
||||||
|
PCINT17 C 0001 1
|
||||||
|
PCINT18 C 0002 2
|
||||||
|
PCINT19 C 0003 3
|
||||||
|
PCINT20 C 0004 4
|
||||||
|
PCINT21 C 0005 5
|
||||||
|
PCINT22 C 0006 6
|
||||||
|
PCINT23 C 0007 7
|
||||||
|
PCINT8 C 0000 0
|
||||||
|
PCINT9 C 0001 1
|
||||||
|
PCINT10 C 0002 2
|
||||||
|
PCINT11 C 0003 3
|
||||||
|
PCINT12 C 0004 4
|
||||||
|
PCINT13 C 0005 5
|
||||||
|
PCINT14 C 0006 6
|
||||||
|
PCINT0 C 0000 0
|
||||||
|
PCINT1 C 0001 1
|
||||||
|
PCINT2 C 0002 2
|
||||||
|
PCINT3 C 0003 3
|
||||||
|
PCINT4 C 0004 4
|
||||||
|
PCINT5 C 0005 5
|
||||||
|
PCINT6 C 0006 6
|
||||||
|
PCINT7 C 0007 7
|
||||||
|
PCIF0 C 0000 0
|
||||||
|
PCIF1 C 0001 1
|
||||||
|
PCIF2 C 0002 2
|
||||||
|
SPDR0 C 0000 0
|
||||||
|
SPDR1 C 0001 1
|
||||||
|
SPDR2 C 0002 2
|
||||||
|
SPDR3 C 0003 3
|
||||||
|
SPDR4 C 0004 4
|
||||||
|
SPDR5 C 0005 5
|
||||||
|
SPDR6 C 0006 6
|
||||||
|
SPDR7 C 0007 7
|
||||||
|
SPI2X C 0000 0
|
||||||
|
WCOL C 0006 6
|
||||||
|
SPIF C 0007 7
|
||||||
|
SPR0 C 0000 0
|
||||||
|
SPR1 C 0001 1
|
||||||
|
CPHA C 0002 2
|
||||||
|
CPOL C 0003 3
|
||||||
|
MSTR C 0004 4
|
||||||
|
DORD C 0005 5
|
||||||
|
SPE C 0006 6
|
||||||
|
SPIE C 0007 7
|
||||||
|
WDP0 C 0000 0
|
||||||
|
WDP1 C 0001 1
|
||||||
|
WDP2 C 0002 2
|
||||||
|
WDE C 0003 3
|
||||||
|
WDCE C 0004 4
|
||||||
|
WDP3 C 0005 5
|
||||||
|
WDIE C 0006 6
|
||||||
|
WDIF C 0007 7
|
||||||
|
SREG_C C 0000 0
|
||||||
|
SREG_Z C 0001 1
|
||||||
|
SREG_N C 0002 2
|
||||||
|
SREG_V C 0003 3
|
||||||
|
SREG_S C 0004 4
|
||||||
|
SREG_H C 0005 5
|
||||||
|
SREG_T C 0006 6
|
||||||
|
SREG_I C 0007 7
|
||||||
|
CAL0 C 0000 0
|
||||||
|
CAL1 C 0001 1
|
||||||
|
CAL2 C 0002 2
|
||||||
|
CAL3 C 0003 3
|
||||||
|
CAL4 C 0004 4
|
||||||
|
CAL5 C 0005 5
|
||||||
|
CAL6 C 0006 6
|
||||||
|
CAL7 C 0007 7
|
||||||
|
CLKPS0 C 0000 0
|
||||||
|
CLKPS1 C 0001 1
|
||||||
|
CLKPS2 C 0002 2
|
||||||
|
CLKPS3 C 0003 3
|
||||||
|
CLKPCE C 0007 7
|
||||||
|
SELFPRGEN C 0000 0
|
||||||
|
SPMEN C 0000 0
|
||||||
|
PGERS C 0001 1
|
||||||
|
PGWRT C 0002 2
|
||||||
|
BLBSET C 0003 3
|
||||||
|
RWWSRE C 0004 4
|
||||||
|
SIGRD C 0005 5
|
||||||
|
RWWSB C 0006 6
|
||||||
|
SPMIE C 0007 7
|
||||||
|
IVCE C 0000 0
|
||||||
|
IVSEL C 0001 1
|
||||||
|
PUD C 0004 4
|
||||||
|
BODSE C 0005 5
|
||||||
|
BODS C 0006 6
|
||||||
|
PORF C 0000 0
|
||||||
|
EXTRF C 0001 1
|
||||||
|
EXTREF C 0001 1
|
||||||
|
BORF C 0002 2
|
||||||
|
WDRF C 0003 3
|
||||||
|
SE C 0000 0
|
||||||
|
SM0 C 0001 1
|
||||||
|
SM1 C 0002 2
|
||||||
|
SM2 C 0003 3
|
||||||
|
GPIOR20 C 0000 0
|
||||||
|
GPIOR21 C 0001 1
|
||||||
|
GPIOR22 C 0002 2
|
||||||
|
GPIOR23 C 0003 3
|
||||||
|
GPIOR24 C 0004 4
|
||||||
|
GPIOR25 C 0005 5
|
||||||
|
GPIOR26 C 0006 6
|
||||||
|
GPIOR27 C 0007 7
|
||||||
|
GPIOR10 C 0000 0
|
||||||
|
GPIOR11 C 0001 1
|
||||||
|
GPIOR12 C 0002 2
|
||||||
|
GPIOR13 C 0003 3
|
||||||
|
GPIOR14 C 0004 4
|
||||||
|
GPIOR15 C 0005 5
|
||||||
|
GPIOR16 C 0006 6
|
||||||
|
GPIOR17 C 0007 7
|
||||||
|
GPIOR00 C 0000 0
|
||||||
|
GPIOR01 C 0001 1
|
||||||
|
GPIOR02 C 0002 2
|
||||||
|
GPIOR03 C 0003 3
|
||||||
|
GPIOR04 C 0004 4
|
||||||
|
GPIOR05 C 0005 5
|
||||||
|
GPIOR06 C 0006 6
|
||||||
|
GPIOR07 C 0007 7
|
||||||
|
PRADC C 0000 0
|
||||||
|
PRUSART0 C 0001 1
|
||||||
|
PRSPI C 0002 2
|
||||||
|
PRTIM1 C 0003 3
|
||||||
|
PRTIM0 C 0005 5
|
||||||
|
PRTIM2 C 0006 6
|
||||||
|
PRTWI C 0007 7
|
||||||
|
EEAR0 C 0000 0
|
||||||
|
EEAR1 C 0001 1
|
||||||
|
EEAR2 C 0002 2
|
||||||
|
EEAR3 C 0003 3
|
||||||
|
EEAR4 C 0004 4
|
||||||
|
EEAR5 C 0005 5
|
||||||
|
EEAR6 C 0006 6
|
||||||
|
EEAR7 C 0007 7
|
||||||
|
EEAR8 C 0000 0
|
||||||
|
EEAR9 C 0001 1
|
||||||
|
EEDR0 C 0000 0
|
||||||
|
EEDR1 C 0001 1
|
||||||
|
EEDR2 C 0002 2
|
||||||
|
EEDR3 C 0003 3
|
||||||
|
EEDR4 C 0004 4
|
||||||
|
EEDR5 C 0005 5
|
||||||
|
EEDR6 C 0006 6
|
||||||
|
EEDR7 C 0007 7
|
||||||
|
EERE C 0000 0
|
||||||
|
EEPE C 0001 1
|
||||||
|
EEMPE C 0002 2
|
||||||
|
EERIE C 0003 3
|
||||||
|
EEPM0 C 0004 4
|
||||||
|
EEPM1 C 0005 5
|
||||||
|
LB1 C 0000 0
|
||||||
|
LB2 C 0001 1
|
||||||
|
BLB01 C 0002 2
|
||||||
|
BLB02 C 0003 3
|
||||||
|
BLB11 C 0004 4
|
||||||
|
BLB12 C 0005 5
|
||||||
|
CKSEL0 C 0000 0
|
||||||
|
CKSEL1 C 0001 1
|
||||||
|
CKSEL2 C 0002 2
|
||||||
|
CKSEL3 C 0003 3
|
||||||
|
SUT0 C 0004 4
|
||||||
|
SUT1 C 0005 5
|
||||||
|
CKOUT C 0006 6
|
||||||
|
CKDIV8 C 0007 7
|
||||||
|
BOOTRST C 0000 0
|
||||||
|
BOOTSZ0 C 0001 1
|
||||||
|
BOOTSZ1 C 0002 2
|
||||||
|
EESAVE C 0003 3
|
||||||
|
WDTON C 0004 4
|
||||||
|
SPIEN C 0005 5
|
||||||
|
DWEN C 0006 6
|
||||||
|
RSTDISBL C 0007 7
|
||||||
|
BODLEVEL0 C 0000 0
|
||||||
|
BODLEVEL1 C 0001 1
|
||||||
|
BODLEVEL2 C 0002 2
|
||||||
|
FLASHEND C 3fff 16383
|
||||||
|
IOEND C 00ff 255
|
||||||
|
SRAM_START C 0100 256
|
||||||
|
SRAM_SIZE C 0800 2048
|
||||||
|
RAMEND C 08ff 2303
|
||||||
|
XRAMEND C 0000 0
|
||||||
|
E2END C 03ff 1023
|
||||||
|
EEPROMEND C 03ff 1023
|
||||||
|
EEADRBITS C 000a 10
|
||||||
|
NRWW_START_ADDR C 3800 14336
|
||||||
|
NRWW_STOP_ADDR C 3fff 16383
|
||||||
|
RWW_START_ADDR C 0000 0
|
||||||
|
RWW_STOP_ADDR C 37ff 14335
|
||||||
|
PAGESIZE C 0040 64
|
||||||
|
FIRSTBOOTSTART C 3f00 16128
|
||||||
|
SECONDBOOTSTART C 3e00 15872
|
||||||
|
THIRDBOOTSTART C 3c00 15360
|
||||||
|
FOURTHBOOTSTART C 3800 14336
|
||||||
|
SMALLBOOTSTART C 3f00 16128
|
||||||
|
LARGEBOOTSTART C 3800 14336
|
||||||
|
INT0addr C 0002 2
|
||||||
|
INT1addr C 0004 4
|
||||||
|
PCI0addr C 0006 6
|
||||||
|
PCI1addr C 0008 8
|
||||||
|
PCI2addr C 000a 10
|
||||||
|
WDTaddr C 000c 12
|
||||||
|
OC2Aaddr C 000e 14
|
||||||
|
OC2Baddr C 0010 16
|
||||||
|
OVF2addr C 0012 18
|
||||||
|
ICP1addr C 0014 20
|
||||||
|
OC1Aaddr C 0016 22
|
||||||
|
OC1Baddr C 0018 24
|
||||||
|
OVF1addr C 001a 26
|
||||||
|
OC0Aaddr C 001c 28
|
||||||
|
OC0Baddr C 001e 30
|
||||||
|
OVF0addr C 0020 32
|
||||||
|
SPIaddr C 0022 34
|
||||||
|
URXCaddr C 0024 36
|
||||||
|
UDREaddr C 0026 38
|
||||||
|
UTXCaddr C 0028 40
|
||||||
|
ADCCaddr C 002a 42
|
||||||
|
ERDYaddr C 002c 44
|
||||||
|
ACIaddr C 002e 46
|
||||||
|
TWIaddr C 0030 48
|
||||||
|
SPMRaddr C 0032 50
|
||||||
|
INT_VECTORS_SIZE C 0034 52
|
||||||
|
iVal C 2710 10000
|
||||||
|
myloc C 0200 512
|
||||||
|
__DEVICE__ V 002a 42
|
||||||
|
__FLASH_SIZE__ V 4000 16384
|
||||||
|
__EEPROM_SIZE__ V 0400 1024
|
||||||
|
__RAM_SIZE__ V 0800 2048
|
||||||
|
check_address L 000c 12
|
||||||
|
done L 0012 18
|
||||||
|
ledchaser L 0014 20
|
||||||
|
start L 001c 28
|
||||||
|
delay10ms L 0023 35
|
||||||
|
iLoop L 0025 37
|
||||||
|
|
||||||
|
|
@ -0,0 +1,979 @@
|
||||||
|
;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
|
||||||
|
;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
|
||||||
|
;*************************************************************************
|
||||||
|
;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y
|
||||||
|
;*
|
||||||
|
;* Number : AVR000
|
||||||
|
;* File Name : "m328Pdef.inc"
|
||||||
|
;* Title : Register/Bit Definitions for the ATmega328P
|
||||||
|
;* Date : 2011-02-09
|
||||||
|
;* Version : 2.35
|
||||||
|
;* Support E-mail : avr@atmel.com
|
||||||
|
;* Target MCU : ATmega328P
|
||||||
|
;*
|
||||||
|
;* DESCRIPTION
|
||||||
|
;* When including this file in the assembly program file, all I/O register
|
||||||
|
;* names and I/O register bit names appearing in the data book can be used.
|
||||||
|
;* In addition, the six registers forming the three data pointers X, Y and
|
||||||
|
;* Z have been assigned names XL - ZH. Highest RAM address for Internal
|
||||||
|
;* SRAM is also defined
|
||||||
|
;*
|
||||||
|
;* The Register names are represented by their hexadecimal address.
|
||||||
|
;*
|
||||||
|
;* The Register Bit names are represented by their bit number (0-7).
|
||||||
|
;*
|
||||||
|
;* Please observe the difference in using the bit names with instructions
|
||||||
|
;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
|
||||||
|
;* (skip if bit in register set/cleared). The following example illustrates
|
||||||
|
;* this:
|
||||||
|
;*
|
||||||
|
;* in r16,PORTB ;read PORTB latch
|
||||||
|
;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
|
||||||
|
;* out PORTB,r16 ;output to PORTB
|
||||||
|
;*
|
||||||
|
;* in r16,TIFR ;read the Timer Interrupt Flag Register
|
||||||
|
;* sbrc r16,TOV0 ;test the overflow flag (use bit#)
|
||||||
|
;* rjmp TOV0_is_set ;jump if set
|
||||||
|
;* ... ;otherwise do something else
|
||||||
|
;*************************************************************************
|
||||||
|
|
||||||
|
#ifndef _M328PDEF_INC_
|
||||||
|
#define _M328PDEF_INC_
|
||||||
|
|
||||||
|
|
||||||
|
#pragma partinc 0
|
||||||
|
|
||||||
|
; ***** SPECIFY DEVICE ***************************************************
|
||||||
|
.device ATmega328P
|
||||||
|
#pragma AVRPART ADMIN PART_NAME ATmega328P
|
||||||
|
.equ SIGNATURE_000 = 0x1e
|
||||||
|
.equ SIGNATURE_001 = 0x95
|
||||||
|
.equ SIGNATURE_002 = 0x0f
|
||||||
|
|
||||||
|
#pragma AVRPART CORE CORE_VERSION V2E
|
||||||
|
|
||||||
|
|
||||||
|
; ***** I/O REGISTER DEFINITIONS *****************************************
|
||||||
|
; NOTE:
|
||||||
|
; Definitions marked "MEMORY MAPPED"are extended I/O ports
|
||||||
|
; and cannot be used with IN/OUT instructions
|
||||||
|
.equ UDR0 = 0xc6 ; MEMORY MAPPED
|
||||||
|
.equ UBRR0L = 0xc4 ; MEMORY MAPPED
|
||||||
|
.equ UBRR0H = 0xc5 ; MEMORY MAPPED
|
||||||
|
.equ UCSR0C = 0xc2 ; MEMORY MAPPED
|
||||||
|
.equ UCSR0B = 0xc1 ; MEMORY MAPPED
|
||||||
|
.equ UCSR0A = 0xc0 ; MEMORY MAPPED
|
||||||
|
.equ TWAMR = 0xbd ; MEMORY MAPPED
|
||||||
|
.equ TWCR = 0xbc ; MEMORY MAPPED
|
||||||
|
.equ TWDR = 0xbb ; MEMORY MAPPED
|
||||||
|
.equ TWAR = 0xba ; MEMORY MAPPED
|
||||||
|
.equ TWSR = 0xb9 ; MEMORY MAPPED
|
||||||
|
.equ TWBR = 0xb8 ; MEMORY MAPPED
|
||||||
|
.equ ASSR = 0xb6 ; MEMORY MAPPED
|
||||||
|
.equ OCR2B = 0xb4 ; MEMORY MAPPED
|
||||||
|
.equ OCR2A = 0xb3 ; MEMORY MAPPED
|
||||||
|
.equ TCNT2 = 0xb2 ; MEMORY MAPPED
|
||||||
|
.equ TCCR2B = 0xb1 ; MEMORY MAPPED
|
||||||
|
.equ TCCR2A = 0xb0 ; MEMORY MAPPED
|
||||||
|
.equ OCR1BL = 0x8a ; MEMORY MAPPED
|
||||||
|
.equ OCR1BH = 0x8b ; MEMORY MAPPED
|
||||||
|
.equ OCR1AL = 0x88 ; MEMORY MAPPED
|
||||||
|
.equ OCR1AH = 0x89 ; MEMORY MAPPED
|
||||||
|
.equ ICR1L = 0x86 ; MEMORY MAPPED
|
||||||
|
.equ ICR1H = 0x87 ; MEMORY MAPPED
|
||||||
|
.equ TCNT1L = 0x84 ; MEMORY MAPPED
|
||||||
|
.equ TCNT1H = 0x85 ; MEMORY MAPPED
|
||||||
|
.equ TCCR1C = 0x82 ; MEMORY MAPPED
|
||||||
|
.equ TCCR1B = 0x81 ; MEMORY MAPPED
|
||||||
|
.equ TCCR1A = 0x80 ; MEMORY MAPPED
|
||||||
|
.equ DIDR1 = 0x7f ; MEMORY MAPPED
|
||||||
|
.equ DIDR0 = 0x7e ; MEMORY MAPPED
|
||||||
|
.equ ADMUX = 0x7c ; MEMORY MAPPED
|
||||||
|
.equ ADCSRB = 0x7b ; MEMORY MAPPED
|
||||||
|
.equ ADCSRA = 0x7a ; MEMORY MAPPED
|
||||||
|
.equ ADCH = 0x79 ; MEMORY MAPPED
|
||||||
|
.equ ADCL = 0x78 ; MEMORY MAPPED
|
||||||
|
.equ TIMSK2 = 0x70 ; MEMORY MAPPED
|
||||||
|
.equ TIMSK1 = 0x6f ; MEMORY MAPPED
|
||||||
|
.equ TIMSK0 = 0x6e ; MEMORY MAPPED
|
||||||
|
.equ PCMSK1 = 0x6c ; MEMORY MAPPED
|
||||||
|
.equ PCMSK2 = 0x6d ; MEMORY MAPPED
|
||||||
|
.equ PCMSK0 = 0x6b ; MEMORY MAPPED
|
||||||
|
.equ EICRA = 0x69 ; MEMORY MAPPED
|
||||||
|
.equ PCICR = 0x68 ; MEMORY MAPPED
|
||||||
|
.equ OSCCAL = 0x66 ; MEMORY MAPPED
|
||||||
|
.equ PRR = 0x64 ; MEMORY MAPPED
|
||||||
|
.equ CLKPR = 0x61 ; MEMORY MAPPED
|
||||||
|
.equ WDTCSR = 0x60 ; MEMORY MAPPED
|
||||||
|
.equ SREG = 0x3f
|
||||||
|
.equ SPL = 0x3d
|
||||||
|
.equ SPH = 0x3e
|
||||||
|
.equ SPMCSR = 0x37
|
||||||
|
.equ MCUCR = 0x35
|
||||||
|
.equ MCUSR = 0x34
|
||||||
|
.equ SMCR = 0x33
|
||||||
|
.equ ACSR = 0x30
|
||||||
|
.equ SPDR = 0x2e
|
||||||
|
.equ SPSR = 0x2d
|
||||||
|
.equ SPCR = 0x2c
|
||||||
|
.equ GPIOR2 = 0x2b
|
||||||
|
.equ GPIOR1 = 0x2a
|
||||||
|
.equ OCR0B = 0x28
|
||||||
|
.equ OCR0A = 0x27
|
||||||
|
.equ TCNT0 = 0x26
|
||||||
|
.equ TCCR0B = 0x25
|
||||||
|
.equ TCCR0A = 0x24
|
||||||
|
.equ GTCCR = 0x23
|
||||||
|
.equ EEARH = 0x22
|
||||||
|
.equ EEARL = 0x21
|
||||||
|
.equ EEDR = 0x20
|
||||||
|
.equ EECR = 0x1f
|
||||||
|
.equ GPIOR0 = 0x1e
|
||||||
|
.equ EIMSK = 0x1d
|
||||||
|
.equ EIFR = 0x1c
|
||||||
|
.equ PCIFR = 0x1b
|
||||||
|
.equ TIFR2 = 0x17
|
||||||
|
.equ TIFR1 = 0x16
|
||||||
|
.equ TIFR0 = 0x15
|
||||||
|
.equ PORTD = 0x0b
|
||||||
|
.equ DDRD = 0x0a
|
||||||
|
.equ PIND = 0x09
|
||||||
|
.equ PORTC = 0x08
|
||||||
|
.equ DDRC = 0x07
|
||||||
|
.equ PINC = 0x06
|
||||||
|
.equ PORTB = 0x05
|
||||||
|
.equ DDRB = 0x04
|
||||||
|
.equ PINB = 0x03
|
||||||
|
|
||||||
|
|
||||||
|
; ***** BIT DEFINITIONS **************************************************
|
||||||
|
|
||||||
|
; ***** USART0 ***********************
|
||||||
|
; UDR0 - USART I/O Data Register
|
||||||
|
.equ UDR0_0 = 0 ; USART I/O Data Register bit 0
|
||||||
|
.equ UDR0_1 = 1 ; USART I/O Data Register bit 1
|
||||||
|
.equ UDR0_2 = 2 ; USART I/O Data Register bit 2
|
||||||
|
.equ UDR0_3 = 3 ; USART I/O Data Register bit 3
|
||||||
|
.equ UDR0_4 = 4 ; USART I/O Data Register bit 4
|
||||||
|
.equ UDR0_5 = 5 ; USART I/O Data Register bit 5
|
||||||
|
.equ UDR0_6 = 6 ; USART I/O Data Register bit 6
|
||||||
|
.equ UDR0_7 = 7 ; USART I/O Data Register bit 7
|
||||||
|
|
||||||
|
; UCSR0A - USART Control and Status Register A
|
||||||
|
.equ MPCM0 = 0 ; Multi-processor Communication Mode
|
||||||
|
.equ U2X0 = 1 ; Double the USART transmission speed
|
||||||
|
.equ UPE0 = 2 ; Parity Error
|
||||||
|
.equ DOR0 = 3 ; Data overRun
|
||||||
|
.equ FE0 = 4 ; Framing Error
|
||||||
|
.equ UDRE0 = 5 ; USART Data Register Empty
|
||||||
|
.equ TXC0 = 6 ; USART Transmitt Complete
|
||||||
|
.equ RXC0 = 7 ; USART Receive Complete
|
||||||
|
|
||||||
|
; UCSR0B - USART Control and Status Register B
|
||||||
|
.equ TXB80 = 0 ; Transmit Data Bit 8
|
||||||
|
.equ RXB80 = 1 ; Receive Data Bit 8
|
||||||
|
.equ UCSZ02 = 2 ; Character Size
|
||||||
|
.equ TXEN0 = 3 ; Transmitter Enable
|
||||||
|
.equ RXEN0 = 4 ; Receiver Enable
|
||||||
|
.equ UDRIE0 = 5 ; USART Data register Empty Interrupt Enable
|
||||||
|
.equ TXCIE0 = 6 ; TX Complete Interrupt Enable
|
||||||
|
.equ RXCIE0 = 7 ; RX Complete Interrupt Enable
|
||||||
|
|
||||||
|
; UCSR0C - USART Control and Status Register C
|
||||||
|
.equ UCPOL0 = 0 ; Clock Polarity
|
||||||
|
.equ UCSZ00 = 1 ; Character Size
|
||||||
|
.equ UCPHA0 = UCSZ00 ; For compatibility
|
||||||
|
.equ UCSZ01 = 2 ; Character Size
|
||||||
|
.equ UDORD0 = UCSZ01 ; For compatibility
|
||||||
|
.equ USBS0 = 3 ; Stop Bit Select
|
||||||
|
.equ UPM00 = 4 ; Parity Mode Bit 0
|
||||||
|
.equ UPM01 = 5 ; Parity Mode Bit 1
|
||||||
|
.equ UMSEL00 = 6 ; USART Mode Select
|
||||||
|
.equ UMSEL0 = UMSEL00 ; For compatibility
|
||||||
|
.equ UMSEL01 = 7 ; USART Mode Select
|
||||||
|
.equ UMSEL1 = UMSEL01 ; For compatibility
|
||||||
|
|
||||||
|
; UBRR0H - USART Baud Rate Register High Byte
|
||||||
|
.equ UBRR8 = 0 ; USART Baud Rate Register bit 8
|
||||||
|
.equ UBRR9 = 1 ; USART Baud Rate Register bit 9
|
||||||
|
.equ UBRR10 = 2 ; USART Baud Rate Register bit 10
|
||||||
|
.equ UBRR11 = 3 ; USART Baud Rate Register bit 11
|
||||||
|
|
||||||
|
; UBRR0L - USART Baud Rate Register Low Byte
|
||||||
|
.equ _UBRR0 = 0 ; USART Baud Rate Register bit 0
|
||||||
|
.equ _UBRR1 = 1 ; USART Baud Rate Register bit 1
|
||||||
|
.equ UBRR2 = 2 ; USART Baud Rate Register bit 2
|
||||||
|
.equ UBRR3 = 3 ; USART Baud Rate Register bit 3
|
||||||
|
.equ UBRR4 = 4 ; USART Baud Rate Register bit 4
|
||||||
|
.equ UBRR5 = 5 ; USART Baud Rate Register bit 5
|
||||||
|
.equ UBRR6 = 6 ; USART Baud Rate Register bit 6
|
||||||
|
.equ UBRR7 = 7 ; USART Baud Rate Register bit 7
|
||||||
|
|
||||||
|
|
||||||
|
; ***** TWI **************************
|
||||||
|
; TWAMR - TWI (Slave) Address Mask Register
|
||||||
|
.equ TWAM0 = 1 ;
|
||||||
|
.equ TWAMR0 = TWAM0 ; For compatibility
|
||||||
|
.equ TWAM1 = 2 ;
|
||||||
|
.equ TWAMR1 = TWAM1 ; For compatibility
|
||||||
|
.equ TWAM2 = 3 ;
|
||||||
|
.equ TWAMR2 = TWAM2 ; For compatibility
|
||||||
|
.equ TWAM3 = 4 ;
|
||||||
|
.equ TWAMR3 = TWAM3 ; For compatibility
|
||||||
|
.equ TWAM4 = 5 ;
|
||||||
|
.equ TWAMR4 = TWAM4 ; For compatibility
|
||||||
|
.equ TWAM5 = 6 ;
|
||||||
|
.equ TWAMR5 = TWAM5 ; For compatibility
|
||||||
|
.equ TWAM6 = 7 ;
|
||||||
|
.equ TWAMR6 = TWAM6 ; For compatibility
|
||||||
|
|
||||||
|
; TWBR - TWI Bit Rate register
|
||||||
|
.equ TWBR0 = 0 ;
|
||||||
|
.equ TWBR1 = 1 ;
|
||||||
|
.equ TWBR2 = 2 ;
|
||||||
|
.equ TWBR3 = 3 ;
|
||||||
|
.equ TWBR4 = 4 ;
|
||||||
|
.equ TWBR5 = 5 ;
|
||||||
|
.equ TWBR6 = 6 ;
|
||||||
|
.equ TWBR7 = 7 ;
|
||||||
|
|
||||||
|
; TWCR - TWI Control Register
|
||||||
|
.equ TWIE = 0 ; TWI Interrupt Enable
|
||||||
|
.equ TWEN = 2 ; TWI Enable Bit
|
||||||
|
.equ TWWC = 3 ; TWI Write Collition Flag
|
||||||
|
.equ TWSTO = 4 ; TWI Stop Condition Bit
|
||||||
|
.equ TWSTA = 5 ; TWI Start Condition Bit
|
||||||
|
.equ TWEA = 6 ; TWI Enable Acknowledge Bit
|
||||||
|
.equ TWINT = 7 ; TWI Interrupt Flag
|
||||||
|
|
||||||
|
; TWSR - TWI Status Register
|
||||||
|
.equ TWPS0 = 0 ; TWI Prescaler
|
||||||
|
.equ TWPS1 = 1 ; TWI Prescaler
|
||||||
|
.equ TWS3 = 3 ; TWI Status
|
||||||
|
.equ TWS4 = 4 ; TWI Status
|
||||||
|
.equ TWS5 = 5 ; TWI Status
|
||||||
|
.equ TWS6 = 6 ; TWI Status
|
||||||
|
.equ TWS7 = 7 ; TWI Status
|
||||||
|
|
||||||
|
; TWDR - TWI Data register
|
||||||
|
.equ TWD0 = 0 ; TWI Data Register Bit 0
|
||||||
|
.equ TWD1 = 1 ; TWI Data Register Bit 1
|
||||||
|
.equ TWD2 = 2 ; TWI Data Register Bit 2
|
||||||
|
.equ TWD3 = 3 ; TWI Data Register Bit 3
|
||||||
|
.equ TWD4 = 4 ; TWI Data Register Bit 4
|
||||||
|
.equ TWD5 = 5 ; TWI Data Register Bit 5
|
||||||
|
.equ TWD6 = 6 ; TWI Data Register Bit 6
|
||||||
|
.equ TWD7 = 7 ; TWI Data Register Bit 7
|
||||||
|
|
||||||
|
; TWAR - TWI (Slave) Address register
|
||||||
|
.equ TWGCE = 0 ; TWI General Call Recognition Enable Bit
|
||||||
|
.equ TWA0 = 1 ; TWI (Slave) Address register Bit 0
|
||||||
|
.equ TWA1 = 2 ; TWI (Slave) Address register Bit 1
|
||||||
|
.equ TWA2 = 3 ; TWI (Slave) Address register Bit 2
|
||||||
|
.equ TWA3 = 4 ; TWI (Slave) Address register Bit 3
|
||||||
|
.equ TWA4 = 5 ; TWI (Slave) Address register Bit 4
|
||||||
|
.equ TWA5 = 6 ; TWI (Slave) Address register Bit 5
|
||||||
|
.equ TWA6 = 7 ; TWI (Slave) Address register Bit 6
|
||||||
|
|
||||||
|
|
||||||
|
; ***** TIMER_COUNTER_1 **************
|
||||||
|
; TIMSK1 - Timer/Counter Interrupt Mask Register
|
||||||
|
.equ TOIE1 = 0 ; Timer/Counter1 Overflow Interrupt Enable
|
||||||
|
.equ OCIE1A = 1 ; Timer/Counter1 Output CompareA Match Interrupt Enable
|
||||||
|
.equ OCIE1B = 2 ; Timer/Counter1 Output CompareB Match Interrupt Enable
|
||||||
|
.equ ICIE1 = 5 ; Timer/Counter1 Input Capture Interrupt Enable
|
||||||
|
|
||||||
|
; TIFR1 - Timer/Counter Interrupt Flag register
|
||||||
|
.equ TOV1 = 0 ; Timer/Counter1 Overflow Flag
|
||||||
|
.equ OCF1A = 1 ; Output Compare Flag 1A
|
||||||
|
.equ OCF1B = 2 ; Output Compare Flag 1B
|
||||||
|
.equ ICF1 = 5 ; Input Capture Flag 1
|
||||||
|
|
||||||
|
; TCCR1A - Timer/Counter1 Control Register A
|
||||||
|
.equ WGM10 = 0 ; Waveform Generation Mode
|
||||||
|
.equ WGM11 = 1 ; Waveform Generation Mode
|
||||||
|
.equ COM1B0 = 4 ; Compare Output Mode 1B, bit 0
|
||||||
|
.equ COM1B1 = 5 ; Compare Output Mode 1B, bit 1
|
||||||
|
.equ COM1A0 = 6 ; Comparet Ouput Mode 1A, bit 0
|
||||||
|
.equ COM1A1 = 7 ; Compare Output Mode 1A, bit 1
|
||||||
|
|
||||||
|
; TCCR1B - Timer/Counter1 Control Register B
|
||||||
|
.equ CS10 = 0 ; Prescaler source of Timer/Counter 1
|
||||||
|
.equ CS11 = 1 ; Prescaler source of Timer/Counter 1
|
||||||
|
.equ CS12 = 2 ; Prescaler source of Timer/Counter 1
|
||||||
|
.equ WGM12 = 3 ; Waveform Generation Mode
|
||||||
|
.equ WGM13 = 4 ; Waveform Generation Mode
|
||||||
|
.equ ICES1 = 6 ; Input Capture 1 Edge Select
|
||||||
|
.equ ICNC1 = 7 ; Input Capture 1 Noise Canceler
|
||||||
|
|
||||||
|
; TCCR1C - Timer/Counter1 Control Register C
|
||||||
|
.equ FOC1B = 6 ;
|
||||||
|
.equ FOC1A = 7 ;
|
||||||
|
|
||||||
|
; GTCCR - General Timer/Counter Control Register
|
||||||
|
.equ PSRSYNC = 0 ; Prescaler Reset Timer/Counter1 and Timer/Counter0
|
||||||
|
.equ TSM = 7 ; Timer/Counter Synchronization Mode
|
||||||
|
|
||||||
|
|
||||||
|
; ***** TIMER_COUNTER_2 **************
|
||||||
|
; TIMSK2 - Timer/Counter Interrupt Mask register
|
||||||
|
.equ TOIE2 = 0 ; Timer/Counter2 Overflow Interrupt Enable
|
||||||
|
.equ TOIE2A = TOIE2 ; For compatibility
|
||||||
|
.equ OCIE2A = 1 ; Timer/Counter2 Output Compare Match A Interrupt Enable
|
||||||
|
.equ OCIE2B = 2 ; Timer/Counter2 Output Compare Match B Interrupt Enable
|
||||||
|
|
||||||
|
; TIFR2 - Timer/Counter Interrupt Flag Register
|
||||||
|
.equ TOV2 = 0 ; Timer/Counter2 Overflow Flag
|
||||||
|
.equ OCF2A = 1 ; Output Compare Flag 2A
|
||||||
|
.equ OCF2B = 2 ; Output Compare Flag 2B
|
||||||
|
|
||||||
|
; TCCR2A - Timer/Counter2 Control Register A
|
||||||
|
.equ WGM20 = 0 ; Waveform Genration Mode
|
||||||
|
.equ WGM21 = 1 ; Waveform Genration Mode
|
||||||
|
.equ COM2B0 = 4 ; Compare Output Mode bit 0
|
||||||
|
.equ COM2B1 = 5 ; Compare Output Mode bit 1
|
||||||
|
.equ COM2A0 = 6 ; Compare Output Mode bit 1
|
||||||
|
.equ COM2A1 = 7 ; Compare Output Mode bit 1
|
||||||
|
|
||||||
|
; TCCR2B - Timer/Counter2 Control Register B
|
||||||
|
.equ CS20 = 0 ; Clock Select bit 0
|
||||||
|
.equ CS21 = 1 ; Clock Select bit 1
|
||||||
|
.equ CS22 = 2 ; Clock Select bit 2
|
||||||
|
.equ WGM22 = 3 ; Waveform Generation Mode
|
||||||
|
.equ FOC2B = 6 ; Force Output Compare B
|
||||||
|
.equ FOC2A = 7 ; Force Output Compare A
|
||||||
|
|
||||||
|
; TCNT2 - Timer/Counter2
|
||||||
|
.equ TCNT2_0 = 0 ; Timer/Counter 2 bit 0
|
||||||
|
.equ TCNT2_1 = 1 ; Timer/Counter 2 bit 1
|
||||||
|
.equ TCNT2_2 = 2 ; Timer/Counter 2 bit 2
|
||||||
|
.equ TCNT2_3 = 3 ; Timer/Counter 2 bit 3
|
||||||
|
.equ TCNT2_4 = 4 ; Timer/Counter 2 bit 4
|
||||||
|
.equ TCNT2_5 = 5 ; Timer/Counter 2 bit 5
|
||||||
|
.equ TCNT2_6 = 6 ; Timer/Counter 2 bit 6
|
||||||
|
.equ TCNT2_7 = 7 ; Timer/Counter 2 bit 7
|
||||||
|
|
||||||
|
; OCR2A - Timer/Counter2 Output Compare Register A
|
||||||
|
.equ OCR2A_0 = 0 ; Timer/Counter2 Output Compare Register Bit 0
|
||||||
|
.equ OCR2A_1 = 1 ; Timer/Counter2 Output Compare Register Bit 1
|
||||||
|
.equ OCR2A_2 = 2 ; Timer/Counter2 Output Compare Register Bit 2
|
||||||
|
.equ OCR2A_3 = 3 ; Timer/Counter2 Output Compare Register Bit 3
|
||||||
|
.equ OCR2A_4 = 4 ; Timer/Counter2 Output Compare Register Bit 4
|
||||||
|
.equ OCR2A_5 = 5 ; Timer/Counter2 Output Compare Register Bit 5
|
||||||
|
.equ OCR2A_6 = 6 ; Timer/Counter2 Output Compare Register Bit 6
|
||||||
|
.equ OCR2A_7 = 7 ; Timer/Counter2 Output Compare Register Bit 7
|
||||||
|
|
||||||
|
; OCR2B - Timer/Counter2 Output Compare Register B
|
||||||
|
.equ OCR2B_0 = 0 ; Timer/Counter2 Output Compare Register Bit 0
|
||||||
|
.equ OCR2B_1 = 1 ; Timer/Counter2 Output Compare Register Bit 1
|
||||||
|
.equ OCR2B_2 = 2 ; Timer/Counter2 Output Compare Register Bit 2
|
||||||
|
.equ OCR2B_3 = 3 ; Timer/Counter2 Output Compare Register Bit 3
|
||||||
|
.equ OCR2B_4 = 4 ; Timer/Counter2 Output Compare Register Bit 4
|
||||||
|
.equ OCR2B_5 = 5 ; Timer/Counter2 Output Compare Register Bit 5
|
||||||
|
.equ OCR2B_6 = 6 ; Timer/Counter2 Output Compare Register Bit 6
|
||||||
|
.equ OCR2B_7 = 7 ; Timer/Counter2 Output Compare Register Bit 7
|
||||||
|
|
||||||
|
; ASSR - Asynchronous Status Register
|
||||||
|
.equ TCR2BUB = 0 ; Timer/Counter Control Register2 Update Busy
|
||||||
|
.equ TCR2AUB = 1 ; Timer/Counter Control Register2 Update Busy
|
||||||
|
.equ OCR2BUB = 2 ; Output Compare Register 2 Update Busy
|
||||||
|
.equ OCR2AUB = 3 ; Output Compare Register2 Update Busy
|
||||||
|
.equ TCN2UB = 4 ; Timer/Counter2 Update Busy
|
||||||
|
.equ AS2 = 5 ; Asynchronous Timer/Counter2
|
||||||
|
.equ EXCLK = 6 ; Enable External Clock Input
|
||||||
|
|
||||||
|
; GTCCR - General Timer Counter Control register
|
||||||
|
.equ PSRASY = 1 ; Prescaler Reset Timer/Counter2
|
||||||
|
.equ PSR2 = PSRASY ; For compatibility
|
||||||
|
;.equ TSM = 7 ; Timer/Counter Synchronization Mode
|
||||||
|
|
||||||
|
|
||||||
|
; ***** AD_CONVERTER *****************
|
||||||
|
; ADMUX - The ADC multiplexer Selection Register
|
||||||
|
.equ MUX0 = 0 ; Analog Channel and Gain Selection Bits
|
||||||
|
.equ MUX1 = 1 ; Analog Channel and Gain Selection Bits
|
||||||
|
.equ MUX2 = 2 ; Analog Channel and Gain Selection Bits
|
||||||
|
.equ MUX3 = 3 ; Analog Channel and Gain Selection Bits
|
||||||
|
.equ ADLAR = 5 ; Left Adjust Result
|
||||||
|
.equ REFS0 = 6 ; Reference Selection Bit 0
|
||||||
|
.equ REFS1 = 7 ; Reference Selection Bit 1
|
||||||
|
|
||||||
|
; ADCSRA - The ADC Control and Status register A
|
||||||
|
.equ ADPS0 = 0 ; ADC Prescaler Select Bits
|
||||||
|
.equ ADPS1 = 1 ; ADC Prescaler Select Bits
|
||||||
|
.equ ADPS2 = 2 ; ADC Prescaler Select Bits
|
||||||
|
.equ ADIE = 3 ; ADC Interrupt Enable
|
||||||
|
.equ ADIF = 4 ; ADC Interrupt Flag
|
||||||
|
.equ ADATE = 5 ; ADC Auto Trigger Enable
|
||||||
|
.equ ADSC = 6 ; ADC Start Conversion
|
||||||
|
.equ ADEN = 7 ; ADC Enable
|
||||||
|
|
||||||
|
; ADCSRB - The ADC Control and Status register B
|
||||||
|
.equ ADTS0 = 0 ; ADC Auto Trigger Source bit 0
|
||||||
|
.equ ADTS1 = 1 ; ADC Auto Trigger Source bit 1
|
||||||
|
.equ ADTS2 = 2 ; ADC Auto Trigger Source bit 2
|
||||||
|
.equ ACME = 6 ;
|
||||||
|
|
||||||
|
; ADCH - ADC Data Register High Byte
|
||||||
|
.equ ADCH0 = 0 ; ADC Data Register High Byte Bit 0
|
||||||
|
.equ ADCH1 = 1 ; ADC Data Register High Byte Bit 1
|
||||||
|
.equ ADCH2 = 2 ; ADC Data Register High Byte Bit 2
|
||||||
|
.equ ADCH3 = 3 ; ADC Data Register High Byte Bit 3
|
||||||
|
.equ ADCH4 = 4 ; ADC Data Register High Byte Bit 4
|
||||||
|
.equ ADCH5 = 5 ; ADC Data Register High Byte Bit 5
|
||||||
|
.equ ADCH6 = 6 ; ADC Data Register High Byte Bit 6
|
||||||
|
.equ ADCH7 = 7 ; ADC Data Register High Byte Bit 7
|
||||||
|
|
||||||
|
; ADCL - ADC Data Register Low Byte
|
||||||
|
.equ ADCL0 = 0 ; ADC Data Register Low Byte Bit 0
|
||||||
|
.equ ADCL1 = 1 ; ADC Data Register Low Byte Bit 1
|
||||||
|
.equ ADCL2 = 2 ; ADC Data Register Low Byte Bit 2
|
||||||
|
.equ ADCL3 = 3 ; ADC Data Register Low Byte Bit 3
|
||||||
|
.equ ADCL4 = 4 ; ADC Data Register Low Byte Bit 4
|
||||||
|
.equ ADCL5 = 5 ; ADC Data Register Low Byte Bit 5
|
||||||
|
.equ ADCL6 = 6 ; ADC Data Register Low Byte Bit 6
|
||||||
|
.equ ADCL7 = 7 ; ADC Data Register Low Byte Bit 7
|
||||||
|
|
||||||
|
; DIDR0 - Digital Input Disable Register
|
||||||
|
.equ ADC0D = 0 ;
|
||||||
|
.equ ADC1D = 1 ;
|
||||||
|
.equ ADC2D = 2 ;
|
||||||
|
.equ ADC3D = 3 ;
|
||||||
|
.equ ADC4D = 4 ;
|
||||||
|
.equ ADC5D = 5 ;
|
||||||
|
|
||||||
|
|
||||||
|
; ***** ANALOG_COMPARATOR ************
|
||||||
|
; ACSR - Analog Comparator Control And Status Register
|
||||||
|
.equ ACIS0 = 0 ; Analog Comparator Interrupt Mode Select bit 0
|
||||||
|
.equ ACIS1 = 1 ; Analog Comparator Interrupt Mode Select bit 1
|
||||||
|
.equ ACIC = 2 ; Analog Comparator Input Capture Enable
|
||||||
|
.equ ACIE = 3 ; Analog Comparator Interrupt Enable
|
||||||
|
.equ ACI = 4 ; Analog Comparator Interrupt Flag
|
||||||
|
.equ ACO = 5 ; Analog Compare Output
|
||||||
|
.equ ACBG = 6 ; Analog Comparator Bandgap Select
|
||||||
|
.equ ACD = 7 ; Analog Comparator Disable
|
||||||
|
|
||||||
|
; DIDR1 - Digital Input Disable Register 1
|
||||||
|
.equ AIN0D = 0 ; AIN0 Digital Input Disable
|
||||||
|
.equ AIN1D = 1 ; AIN1 Digital Input Disable
|
||||||
|
|
||||||
|
|
||||||
|
; ***** PORTB ************************
|
||||||
|
; PORTB - Port B Data Register
|
||||||
|
.equ PORTB0 = 0 ; Port B Data Register bit 0
|
||||||
|
.equ PB0 = 0 ; For compatibility
|
||||||
|
.equ PORTB1 = 1 ; Port B Data Register bit 1
|
||||||
|
.equ PB1 = 1 ; For compatibility
|
||||||
|
.equ PORTB2 = 2 ; Port B Data Register bit 2
|
||||||
|
.equ PB2 = 2 ; For compatibility
|
||||||
|
.equ PORTB3 = 3 ; Port B Data Register bit 3
|
||||||
|
.equ PB3 = 3 ; For compatibility
|
||||||
|
.equ PORTB4 = 4 ; Port B Data Register bit 4
|
||||||
|
.equ PB4 = 4 ; For compatibility
|
||||||
|
.equ PORTB5 = 5 ; Port B Data Register bit 5
|
||||||
|
.equ PB5 = 5 ; For compatibility
|
||||||
|
.equ PORTB6 = 6 ; Port B Data Register bit 6
|
||||||
|
.equ PB6 = 6 ; For compatibility
|
||||||
|
.equ PORTB7 = 7 ; Port B Data Register bit 7
|
||||||
|
.equ PB7 = 7 ; For compatibility
|
||||||
|
|
||||||
|
; DDRB - Port B Data Direction Register
|
||||||
|
.equ DDB0 = 0 ; Port B Data Direction Register bit 0
|
||||||
|
.equ DDB1 = 1 ; Port B Data Direction Register bit 1
|
||||||
|
.equ DDB2 = 2 ; Port B Data Direction Register bit 2
|
||||||
|
.equ DDB3 = 3 ; Port B Data Direction Register bit 3
|
||||||
|
.equ DDB4 = 4 ; Port B Data Direction Register bit 4
|
||||||
|
.equ DDB5 = 5 ; Port B Data Direction Register bit 5
|
||||||
|
.equ DDB6 = 6 ; Port B Data Direction Register bit 6
|
||||||
|
.equ DDB7 = 7 ; Port B Data Direction Register bit 7
|
||||||
|
|
||||||
|
; PINB - Port B Input Pins
|
||||||
|
.equ PINB0 = 0 ; Port B Input Pins bit 0
|
||||||
|
.equ PINB1 = 1 ; Port B Input Pins bit 1
|
||||||
|
.equ PINB2 = 2 ; Port B Input Pins bit 2
|
||||||
|
.equ PINB3 = 3 ; Port B Input Pins bit 3
|
||||||
|
.equ PINB4 = 4 ; Port B Input Pins bit 4
|
||||||
|
.equ PINB5 = 5 ; Port B Input Pins bit 5
|
||||||
|
.equ PINB6 = 6 ; Port B Input Pins bit 6
|
||||||
|
.equ PINB7 = 7 ; Port B Input Pins bit 7
|
||||||
|
|
||||||
|
|
||||||
|
; ***** PORTC ************************
|
||||||
|
; PORTC - Port C Data Register
|
||||||
|
.equ PORTC0 = 0 ; Port C Data Register bit 0
|
||||||
|
.equ PC0 = 0 ; For compatibility
|
||||||
|
.equ PORTC1 = 1 ; Port C Data Register bit 1
|
||||||
|
.equ PC1 = 1 ; For compatibility
|
||||||
|
.equ PORTC2 = 2 ; Port C Data Register bit 2
|
||||||
|
.equ PC2 = 2 ; For compatibility
|
||||||
|
.equ PORTC3 = 3 ; Port C Data Register bit 3
|
||||||
|
.equ PC3 = 3 ; For compatibility
|
||||||
|
.equ PORTC4 = 4 ; Port C Data Register bit 4
|
||||||
|
.equ PC4 = 4 ; For compatibility
|
||||||
|
.equ PORTC5 = 5 ; Port C Data Register bit 5
|
||||||
|
.equ PC5 = 5 ; For compatibility
|
||||||
|
.equ PORTC6 = 6 ; Port C Data Register bit 6
|
||||||
|
.equ PC6 = 6 ; For compatibility
|
||||||
|
|
||||||
|
; DDRC - Port C Data Direction Register
|
||||||
|
.equ DDC0 = 0 ; Port C Data Direction Register bit 0
|
||||||
|
.equ DDC1 = 1 ; Port C Data Direction Register bit 1
|
||||||
|
.equ DDC2 = 2 ; Port C Data Direction Register bit 2
|
||||||
|
.equ DDC3 = 3 ; Port C Data Direction Register bit 3
|
||||||
|
.equ DDC4 = 4 ; Port C Data Direction Register bit 4
|
||||||
|
.equ DDC5 = 5 ; Port C Data Direction Register bit 5
|
||||||
|
.equ DDC6 = 6 ; Port C Data Direction Register bit 6
|
||||||
|
|
||||||
|
; PINC - Port C Input Pins
|
||||||
|
.equ PINC0 = 0 ; Port C Input Pins bit 0
|
||||||
|
.equ PINC1 = 1 ; Port C Input Pins bit 1
|
||||||
|
.equ PINC2 = 2 ; Port C Input Pins bit 2
|
||||||
|
.equ PINC3 = 3 ; Port C Input Pins bit 3
|
||||||
|
.equ PINC4 = 4 ; Port C Input Pins bit 4
|
||||||
|
.equ PINC5 = 5 ; Port C Input Pins bit 5
|
||||||
|
.equ PINC6 = 6 ; Port C Input Pins bit 6
|
||||||
|
|
||||||
|
|
||||||
|
; ***** PORTD ************************
|
||||||
|
; PORTD - Port D Data Register
|
||||||
|
.equ PORTD0 = 0 ; Port D Data Register bit 0
|
||||||
|
.equ PD0 = 0 ; For compatibility
|
||||||
|
.equ PORTD1 = 1 ; Port D Data Register bit 1
|
||||||
|
.equ PD1 = 1 ; For compatibility
|
||||||
|
.equ PORTD2 = 2 ; Port D Data Register bit 2
|
||||||
|
.equ PD2 = 2 ; For compatibility
|
||||||
|
.equ PORTD3 = 3 ; Port D Data Register bit 3
|
||||||
|
.equ PD3 = 3 ; For compatibility
|
||||||
|
.equ PORTD4 = 4 ; Port D Data Register bit 4
|
||||||
|
.equ PD4 = 4 ; For compatibility
|
||||||
|
.equ PORTD5 = 5 ; Port D Data Register bit 5
|
||||||
|
.equ PD5 = 5 ; For compatibility
|
||||||
|
.equ PORTD6 = 6 ; Port D Data Register bit 6
|
||||||
|
.equ PD6 = 6 ; For compatibility
|
||||||
|
.equ PORTD7 = 7 ; Port D Data Register bit 7
|
||||||
|
.equ PD7 = 7 ; For compatibility
|
||||||
|
|
||||||
|
; DDRD - Port D Data Direction Register
|
||||||
|
.equ DDD0 = 0 ; Port D Data Direction Register bit 0
|
||||||
|
.equ DDD1 = 1 ; Port D Data Direction Register bit 1
|
||||||
|
.equ DDD2 = 2 ; Port D Data Direction Register bit 2
|
||||||
|
.equ DDD3 = 3 ; Port D Data Direction Register bit 3
|
||||||
|
.equ DDD4 = 4 ; Port D Data Direction Register bit 4
|
||||||
|
.equ DDD5 = 5 ; Port D Data Direction Register bit 5
|
||||||
|
.equ DDD6 = 6 ; Port D Data Direction Register bit 6
|
||||||
|
.equ DDD7 = 7 ; Port D Data Direction Register bit 7
|
||||||
|
|
||||||
|
; PIND - Port D Input Pins
|
||||||
|
.equ PIND0 = 0 ; Port D Input Pins bit 0
|
||||||
|
.equ PIND1 = 1 ; Port D Input Pins bit 1
|
||||||
|
.equ PIND2 = 2 ; Port D Input Pins bit 2
|
||||||
|
.equ PIND3 = 3 ; Port D Input Pins bit 3
|
||||||
|
.equ PIND4 = 4 ; Port D Input Pins bit 4
|
||||||
|
.equ PIND5 = 5 ; Port D Input Pins bit 5
|
||||||
|
.equ PIND6 = 6 ; Port D Input Pins bit 6
|
||||||
|
.equ PIND7 = 7 ; Port D Input Pins bit 7
|
||||||
|
|
||||||
|
|
||||||
|
; ***** TIMER_COUNTER_0 **************
|
||||||
|
; TIMSK0 - Timer/Counter0 Interrupt Mask Register
|
||||||
|
.equ TOIE0 = 0 ; Timer/Counter0 Overflow Interrupt Enable
|
||||||
|
.equ OCIE0A = 1 ; Timer/Counter0 Output Compare Match A Interrupt Enable
|
||||||
|
.equ OCIE0B = 2 ; Timer/Counter0 Output Compare Match B Interrupt Enable
|
||||||
|
|
||||||
|
; TIFR0 - Timer/Counter0 Interrupt Flag register
|
||||||
|
.equ TOV0 = 0 ; Timer/Counter0 Overflow Flag
|
||||||
|
.equ OCF0A = 1 ; Timer/Counter0 Output Compare Flag 0A
|
||||||
|
.equ OCF0B = 2 ; Timer/Counter0 Output Compare Flag 0B
|
||||||
|
|
||||||
|
; TCCR0A - Timer/Counter Control Register A
|
||||||
|
.equ WGM00 = 0 ; Waveform Generation Mode
|
||||||
|
.equ WGM01 = 1 ; Waveform Generation Mode
|
||||||
|
.equ COM0B0 = 4 ; Compare Output Mode, Fast PWm
|
||||||
|
.equ COM0B1 = 5 ; Compare Output Mode, Fast PWm
|
||||||
|
.equ COM0A0 = 6 ; Compare Output Mode, Phase Correct PWM Mode
|
||||||
|
.equ COM0A1 = 7 ; Compare Output Mode, Phase Correct PWM Mode
|
||||||
|
|
||||||
|
; TCCR0B - Timer/Counter Control Register B
|
||||||
|
.equ CS00 = 0 ; Clock Select
|
||||||
|
.equ CS01 = 1 ; Clock Select
|
||||||
|
.equ CS02 = 2 ; Clock Select
|
||||||
|
.equ WGM02 = 3 ;
|
||||||
|
.equ FOC0B = 6 ; Force Output Compare B
|
||||||
|
.equ FOC0A = 7 ; Force Output Compare A
|
||||||
|
|
||||||
|
; TCNT0 - Timer/Counter0
|
||||||
|
.equ TCNT0_0 = 0 ;
|
||||||
|
.equ TCNT0_1 = 1 ;
|
||||||
|
.equ TCNT0_2 = 2 ;
|
||||||
|
.equ TCNT0_3 = 3 ;
|
||||||
|
.equ TCNT0_4 = 4 ;
|
||||||
|
.equ TCNT0_5 = 5 ;
|
||||||
|
.equ TCNT0_6 = 6 ;
|
||||||
|
.equ TCNT0_7 = 7 ;
|
||||||
|
|
||||||
|
; OCR0A - Timer/Counter0 Output Compare Register
|
||||||
|
.equ OCR0A_0 = 0 ;
|
||||||
|
.equ OCR0A_1 = 1 ;
|
||||||
|
.equ OCR0A_2 = 2 ;
|
||||||
|
.equ OCR0A_3 = 3 ;
|
||||||
|
.equ OCR0A_4 = 4 ;
|
||||||
|
.equ OCR0A_5 = 5 ;
|
||||||
|
.equ OCR0A_6 = 6 ;
|
||||||
|
.equ OCR0A_7 = 7 ;
|
||||||
|
|
||||||
|
; OCR0B - Timer/Counter0 Output Compare Register
|
||||||
|
.equ OCR0B_0 = 0 ;
|
||||||
|
.equ OCR0B_1 = 1 ;
|
||||||
|
.equ OCR0B_2 = 2 ;
|
||||||
|
.equ OCR0B_3 = 3 ;
|
||||||
|
.equ OCR0B_4 = 4 ;
|
||||||
|
.equ OCR0B_5 = 5 ;
|
||||||
|
.equ OCR0B_6 = 6 ;
|
||||||
|
.equ OCR0B_7 = 7 ;
|
||||||
|
|
||||||
|
; GTCCR - General Timer/Counter Control Register
|
||||||
|
;.equ PSRSYNC = 0 ; Prescaler Reset Timer/Counter1 and Timer/Counter0
|
||||||
|
.equ PSR10 = PSRSYNC ; For compatibility
|
||||||
|
;.equ TSM = 7 ; Timer/Counter Synchronization Mode
|
||||||
|
|
||||||
|
|
||||||
|
; ***** EXTERNAL_INTERRUPT ***********
|
||||||
|
; EICRA - External Interrupt Control Register
|
||||||
|
.equ ISC00 = 0 ; External Interrupt Sense Control 0 Bit 0
|
||||||
|
.equ ISC01 = 1 ; External Interrupt Sense Control 0 Bit 1
|
||||||
|
.equ ISC10 = 2 ; External Interrupt Sense Control 1 Bit 0
|
||||||
|
.equ ISC11 = 3 ; External Interrupt Sense Control 1 Bit 1
|
||||||
|
|
||||||
|
; EIMSK - External Interrupt Mask Register
|
||||||
|
.equ INT0 = 0 ; External Interrupt Request 0 Enable
|
||||||
|
.equ INT1 = 1 ; External Interrupt Request 1 Enable
|
||||||
|
|
||||||
|
; EIFR - External Interrupt Flag Register
|
||||||
|
.equ INTF0 = 0 ; External Interrupt Flag 0
|
||||||
|
.equ INTF1 = 1 ; External Interrupt Flag 1
|
||||||
|
|
||||||
|
; PCICR - Pin Change Interrupt Control Register
|
||||||
|
.equ PCIE0 = 0 ; Pin Change Interrupt Enable 0
|
||||||
|
.equ PCIE1 = 1 ; Pin Change Interrupt Enable 1
|
||||||
|
.equ PCIE2 = 2 ; Pin Change Interrupt Enable 2
|
||||||
|
|
||||||
|
; PCMSK2 - Pin Change Mask Register 2
|
||||||
|
.equ PCINT16 = 0 ; Pin Change Enable Mask 16
|
||||||
|
.equ PCINT17 = 1 ; Pin Change Enable Mask 17
|
||||||
|
.equ PCINT18 = 2 ; Pin Change Enable Mask 18
|
||||||
|
.equ PCINT19 = 3 ; Pin Change Enable Mask 19
|
||||||
|
.equ PCINT20 = 4 ; Pin Change Enable Mask 20
|
||||||
|
.equ PCINT21 = 5 ; Pin Change Enable Mask 21
|
||||||
|
.equ PCINT22 = 6 ; Pin Change Enable Mask 22
|
||||||
|
.equ PCINT23 = 7 ; Pin Change Enable Mask 23
|
||||||
|
|
||||||
|
; PCMSK1 - Pin Change Mask Register 1
|
||||||
|
.equ PCINT8 = 0 ; Pin Change Enable Mask 8
|
||||||
|
.equ PCINT9 = 1 ; Pin Change Enable Mask 9
|
||||||
|
.equ PCINT10 = 2 ; Pin Change Enable Mask 10
|
||||||
|
.equ PCINT11 = 3 ; Pin Change Enable Mask 11
|
||||||
|
.equ PCINT12 = 4 ; Pin Change Enable Mask 12
|
||||||
|
.equ PCINT13 = 5 ; Pin Change Enable Mask 13
|
||||||
|
.equ PCINT14 = 6 ; Pin Change Enable Mask 14
|
||||||
|
|
||||||
|
; PCMSK0 - Pin Change Mask Register 0
|
||||||
|
.equ PCINT0 = 0 ; Pin Change Enable Mask 0
|
||||||
|
.equ PCINT1 = 1 ; Pin Change Enable Mask 1
|
||||||
|
.equ PCINT2 = 2 ; Pin Change Enable Mask 2
|
||||||
|
.equ PCINT3 = 3 ; Pin Change Enable Mask 3
|
||||||
|
.equ PCINT4 = 4 ; Pin Change Enable Mask 4
|
||||||
|
.equ PCINT5 = 5 ; Pin Change Enable Mask 5
|
||||||
|
.equ PCINT6 = 6 ; Pin Change Enable Mask 6
|
||||||
|
.equ PCINT7 = 7 ; Pin Change Enable Mask 7
|
||||||
|
|
||||||
|
; PCIFR - Pin Change Interrupt Flag Register
|
||||||
|
.equ PCIF0 = 0 ; Pin Change Interrupt Flag 0
|
||||||
|
.equ PCIF1 = 1 ; Pin Change Interrupt Flag 1
|
||||||
|
.equ PCIF2 = 2 ; Pin Change Interrupt Flag 2
|
||||||
|
|
||||||
|
|
||||||
|
; ***** SPI **************************
|
||||||
|
; SPDR - SPI Data Register
|
||||||
|
.equ SPDR0 = 0 ; SPI Data Register bit 0
|
||||||
|
.equ SPDR1 = 1 ; SPI Data Register bit 1
|
||||||
|
.equ SPDR2 = 2 ; SPI Data Register bit 2
|
||||||
|
.equ SPDR3 = 3 ; SPI Data Register bit 3
|
||||||
|
.equ SPDR4 = 4 ; SPI Data Register bit 4
|
||||||
|
.equ SPDR5 = 5 ; SPI Data Register bit 5
|
||||||
|
.equ SPDR6 = 6 ; SPI Data Register bit 6
|
||||||
|
.equ SPDR7 = 7 ; SPI Data Register bit 7
|
||||||
|
|
||||||
|
; SPSR - SPI Status Register
|
||||||
|
.equ SPI2X = 0 ; Double SPI Speed Bit
|
||||||
|
.equ WCOL = 6 ; Write Collision Flag
|
||||||
|
.equ SPIF = 7 ; SPI Interrupt Flag
|
||||||
|
|
||||||
|
; SPCR - SPI Control Register
|
||||||
|
.equ SPR0 = 0 ; SPI Clock Rate Select 0
|
||||||
|
.equ SPR1 = 1 ; SPI Clock Rate Select 1
|
||||||
|
.equ CPHA = 2 ; Clock Phase
|
||||||
|
.equ CPOL = 3 ; Clock polarity
|
||||||
|
.equ MSTR = 4 ; Master/Slave Select
|
||||||
|
.equ DORD = 5 ; Data Order
|
||||||
|
.equ SPE = 6 ; SPI Enable
|
||||||
|
.equ SPIE = 7 ; SPI Interrupt Enable
|
||||||
|
|
||||||
|
|
||||||
|
; ***** WATCHDOG *********************
|
||||||
|
; WDTCSR - Watchdog Timer Control Register
|
||||||
|
.equ WDP0 = 0 ; Watch Dog Timer Prescaler bit 0
|
||||||
|
.equ WDP1 = 1 ; Watch Dog Timer Prescaler bit 1
|
||||||
|
.equ WDP2 = 2 ; Watch Dog Timer Prescaler bit 2
|
||||||
|
.equ WDE = 3 ; Watch Dog Enable
|
||||||
|
.equ WDCE = 4 ; Watchdog Change Enable
|
||||||
|
.equ WDP3 = 5 ; Watchdog Timer Prescaler Bit 3
|
||||||
|
.equ WDIE = 6 ; Watchdog Timeout Interrupt Enable
|
||||||
|
.equ WDIF = 7 ; Watchdog Timeout Interrupt Flag
|
||||||
|
|
||||||
|
|
||||||
|
; ***** CPU **************************
|
||||||
|
; SREG - Status Register
|
||||||
|
.equ SREG_C = 0 ; Carry Flag
|
||||||
|
.equ SREG_Z = 1 ; Zero Flag
|
||||||
|
.equ SREG_N = 2 ; Negative Flag
|
||||||
|
.equ SREG_V = 3 ; Two's Complement Overflow Flag
|
||||||
|
.equ SREG_S = 4 ; Sign Bit
|
||||||
|
.equ SREG_H = 5 ; Half Carry Flag
|
||||||
|
.equ SREG_T = 6 ; Bit Copy Storage
|
||||||
|
.equ SREG_I = 7 ; Global Interrupt Enable
|
||||||
|
|
||||||
|
; OSCCAL - Oscillator Calibration Value
|
||||||
|
.equ CAL0 = 0 ; Oscillator Calibration Value Bit0
|
||||||
|
.equ CAL1 = 1 ; Oscillator Calibration Value Bit1
|
||||||
|
.equ CAL2 = 2 ; Oscillator Calibration Value Bit2
|
||||||
|
.equ CAL3 = 3 ; Oscillator Calibration Value Bit3
|
||||||
|
.equ CAL4 = 4 ; Oscillator Calibration Value Bit4
|
||||||
|
.equ CAL5 = 5 ; Oscillator Calibration Value Bit5
|
||||||
|
.equ CAL6 = 6 ; Oscillator Calibration Value Bit6
|
||||||
|
.equ CAL7 = 7 ; Oscillator Calibration Value Bit7
|
||||||
|
|
||||||
|
; CLKPR - Clock Prescale Register
|
||||||
|
.equ CLKPS0 = 0 ; Clock Prescaler Select Bit 0
|
||||||
|
.equ CLKPS1 = 1 ; Clock Prescaler Select Bit 1
|
||||||
|
.equ CLKPS2 = 2 ; Clock Prescaler Select Bit 2
|
||||||
|
.equ CLKPS3 = 3 ; Clock Prescaler Select Bit 3
|
||||||
|
.equ CLKPCE = 7 ; Clock Prescaler Change Enable
|
||||||
|
|
||||||
|
; SPMCSR - Store Program Memory Control and Status Register
|
||||||
|
.equ SELFPRGEN = 0; Added for backwards compatibility
|
||||||
|
.equ SPMEN = 0 ; Store Program Memory
|
||||||
|
.equ PGERS = 1 ; Page Erase
|
||||||
|
.equ PGWRT = 2 ; Page Write
|
||||||
|
.equ BLBSET = 3 ; Boot Lock Bit Set
|
||||||
|
.equ RWWSRE = 4 ; Read-While-Write section read enable
|
||||||
|
.equ SIGRD = 5 ; Signature Row Read
|
||||||
|
.equ RWWSB = 6 ; Read-While-Write Section Busy
|
||||||
|
.equ SPMIE = 7 ; SPM Interrupt Enable
|
||||||
|
|
||||||
|
; MCUCR - MCU Control Register
|
||||||
|
.equ IVCE = 0 ;
|
||||||
|
.equ IVSEL = 1 ;
|
||||||
|
.equ PUD = 4 ;
|
||||||
|
.equ BODSE = 5 ; BOD Sleep Enable
|
||||||
|
.equ BODS = 6 ; BOD Sleep
|
||||||
|
|
||||||
|
; MCUSR - MCU Status Register
|
||||||
|
.equ PORF = 0 ; Power-on reset flag
|
||||||
|
.equ EXTRF = 1 ; External Reset Flag
|
||||||
|
.equ EXTREF = EXTRF ; For compatibility
|
||||||
|
.equ BORF = 2 ; Brown-out Reset Flag
|
||||||
|
.equ WDRF = 3 ; Watchdog Reset Flag
|
||||||
|
|
||||||
|
; SMCR - Sleep Mode Control Register
|
||||||
|
.equ SE = 0 ; Sleep Enable
|
||||||
|
.equ SM0 = 1 ; Sleep Mode Select Bit 0
|
||||||
|
.equ SM1 = 2 ; Sleep Mode Select Bit 1
|
||||||
|
.equ SM2 = 3 ; Sleep Mode Select Bit 2
|
||||||
|
|
||||||
|
; GPIOR2 - General Purpose I/O Register 2
|
||||||
|
.equ GPIOR20 = 0 ;
|
||||||
|
.equ GPIOR21 = 1 ;
|
||||||
|
.equ GPIOR22 = 2 ;
|
||||||
|
.equ GPIOR23 = 3 ;
|
||||||
|
.equ GPIOR24 = 4 ;
|
||||||
|
.equ GPIOR25 = 5 ;
|
||||||
|
.equ GPIOR26 = 6 ;
|
||||||
|
.equ GPIOR27 = 7 ;
|
||||||
|
|
||||||
|
; GPIOR1 - General Purpose I/O Register 1
|
||||||
|
.equ GPIOR10 = 0 ;
|
||||||
|
.equ GPIOR11 = 1 ;
|
||||||
|
.equ GPIOR12 = 2 ;
|
||||||
|
.equ GPIOR13 = 3 ;
|
||||||
|
.equ GPIOR14 = 4 ;
|
||||||
|
.equ GPIOR15 = 5 ;
|
||||||
|
.equ GPIOR16 = 6 ;
|
||||||
|
.equ GPIOR17 = 7 ;
|
||||||
|
|
||||||
|
; GPIOR0 - General Purpose I/O Register 0
|
||||||
|
.equ GPIOR00 = 0 ;
|
||||||
|
.equ GPIOR01 = 1 ;
|
||||||
|
.equ GPIOR02 = 2 ;
|
||||||
|
.equ GPIOR03 = 3 ;
|
||||||
|
.equ GPIOR04 = 4 ;
|
||||||
|
.equ GPIOR05 = 5 ;
|
||||||
|
.equ GPIOR06 = 6 ;
|
||||||
|
.equ GPIOR07 = 7 ;
|
||||||
|
|
||||||
|
; PRR - Power Reduction Register
|
||||||
|
.equ PRADC = 0 ; Power Reduction ADC
|
||||||
|
.equ PRUSART0 = 1 ; Power Reduction USART
|
||||||
|
.equ PRSPI = 2 ; Power Reduction Serial Peripheral Interface
|
||||||
|
.equ PRTIM1 = 3 ; Power Reduction Timer/Counter1
|
||||||
|
.equ PRTIM0 = 5 ; Power Reduction Timer/Counter0
|
||||||
|
.equ PRTIM2 = 6 ; Power Reduction Timer/Counter2
|
||||||
|
.equ PRTWI = 7 ; Power Reduction TWI
|
||||||
|
|
||||||
|
|
||||||
|
; ***** EEPROM ***********************
|
||||||
|
; EEARL - EEPROM Address Register Low Byte
|
||||||
|
.equ EEAR0 = 0 ; EEPROM Read/Write Access Bit 0
|
||||||
|
.equ EEAR1 = 1 ; EEPROM Read/Write Access Bit 1
|
||||||
|
.equ EEAR2 = 2 ; EEPROM Read/Write Access Bit 2
|
||||||
|
.equ EEAR3 = 3 ; EEPROM Read/Write Access Bit 3
|
||||||
|
.equ EEAR4 = 4 ; EEPROM Read/Write Access Bit 4
|
||||||
|
.equ EEAR5 = 5 ; EEPROM Read/Write Access Bit 5
|
||||||
|
.equ EEAR6 = 6 ; EEPROM Read/Write Access Bit 6
|
||||||
|
.equ EEAR7 = 7 ; EEPROM Read/Write Access Bit 7
|
||||||
|
|
||||||
|
; EEARH - EEPROM Address Register High Byte
|
||||||
|
.equ EEAR8 = 0 ; EEPROM Read/Write Access Bit 8
|
||||||
|
.equ EEAR9 = 1 ; EEPROM Read/Write Access Bit 9
|
||||||
|
|
||||||
|
; EEDR - EEPROM Data Register
|
||||||
|
.equ EEDR0 = 0 ; EEPROM Data Register bit 0
|
||||||
|
.equ EEDR1 = 1 ; EEPROM Data Register bit 1
|
||||||
|
.equ EEDR2 = 2 ; EEPROM Data Register bit 2
|
||||||
|
.equ EEDR3 = 3 ; EEPROM Data Register bit 3
|
||||||
|
.equ EEDR4 = 4 ; EEPROM Data Register bit 4
|
||||||
|
.equ EEDR5 = 5 ; EEPROM Data Register bit 5
|
||||||
|
.equ EEDR6 = 6 ; EEPROM Data Register bit 6
|
||||||
|
.equ EEDR7 = 7 ; EEPROM Data Register bit 7
|
||||||
|
|
||||||
|
; EECR - EEPROM Control Register
|
||||||
|
.equ EERE = 0 ; EEPROM Read Enable
|
||||||
|
.equ EEPE = 1 ; EEPROM Write Enable
|
||||||
|
.equ EEMPE = 2 ; EEPROM Master Write Enable
|
||||||
|
.equ EERIE = 3 ; EEPROM Ready Interrupt Enable
|
||||||
|
.equ EEPM0 = 4 ; EEPROM Programming Mode Bit 0
|
||||||
|
.equ EEPM1 = 5 ; EEPROM Programming Mode Bit 1
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
; ***** LOCKSBITS ********************************************************
|
||||||
|
.equ LB1 = 0 ; Lock bit
|
||||||
|
.equ LB2 = 1 ; Lock bit
|
||||||
|
.equ BLB01 = 2 ; Boot Lock bit
|
||||||
|
.equ BLB02 = 3 ; Boot Lock bit
|
||||||
|
.equ BLB11 = 4 ; Boot lock bit
|
||||||
|
.equ BLB12 = 5 ; Boot lock bit
|
||||||
|
|
||||||
|
|
||||||
|
; ***** FUSES ************************************************************
|
||||||
|
; LOW fuse bits
|
||||||
|
.equ CKSEL0 = 0 ; Select Clock Source
|
||||||
|
.equ CKSEL1 = 1 ; Select Clock Source
|
||||||
|
.equ CKSEL2 = 2 ; Select Clock Source
|
||||||
|
.equ CKSEL3 = 3 ; Select Clock Source
|
||||||
|
.equ SUT0 = 4 ; Select start-up time
|
||||||
|
.equ SUT1 = 5 ; Select start-up time
|
||||||
|
.equ CKOUT = 6 ; Clock output
|
||||||
|
.equ CKDIV8 = 7 ; Divide clock by 8
|
||||||
|
|
||||||
|
; HIGH fuse bits
|
||||||
|
.equ BOOTRST = 0 ; Select reset vector
|
||||||
|
.equ BOOTSZ0 = 1 ; Select boot size
|
||||||
|
.equ BOOTSZ1 = 2 ; Select boot size
|
||||||
|
.equ EESAVE = 3 ; EEPROM memory is preserved through chip erase
|
||||||
|
.equ WDTON = 4 ; Watchdog Timer Always On
|
||||||
|
.equ SPIEN = 5 ; Enable Serial programming and Data Downloading
|
||||||
|
.equ DWEN = 6 ; debugWIRE Enable
|
||||||
|
.equ RSTDISBL = 7 ; External reset disable
|
||||||
|
|
||||||
|
; EXTENDED fuse bits
|
||||||
|
.equ BODLEVEL0 = 0 ; Brown-out Detector trigger level
|
||||||
|
.equ BODLEVEL1 = 1 ; Brown-out Detector trigger level
|
||||||
|
.equ BODLEVEL2 = 2 ; Brown-out Detector trigger level
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
; ***** CPU REGISTER DEFINITIONS *****************************************
|
||||||
|
.def XH = r27
|
||||||
|
.def XL = r26
|
||||||
|
.def YH = r29
|
||||||
|
.def YL = r28
|
||||||
|
.def ZH = r31
|
||||||
|
.def ZL = r30
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
; ***** DATA MEMORY DECLARATIONS *****************************************
|
||||||
|
.equ FLASHEND = 0x3fff ; Note: Word address
|
||||||
|
.equ IOEND = 0x00ff
|
||||||
|
.equ SRAM_START = 0x0100
|
||||||
|
.equ SRAM_SIZE = 2048
|
||||||
|
.equ RAMEND = 0x08ff
|
||||||
|
.equ XRAMEND = 0x0000
|
||||||
|
.equ E2END = 0x03ff
|
||||||
|
.equ EEPROMEND = 0x03ff
|
||||||
|
.equ EEADRBITS = 10
|
||||||
|
#pragma AVRPART MEMORY PROG_FLASH 32768
|
||||||
|
#pragma AVRPART MEMORY EEPROM 1024
|
||||||
|
#pragma AVRPART MEMORY INT_SRAM SIZE 2048
|
||||||
|
#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
; ***** BOOTLOADER DECLARATIONS ******************************************
|
||||||
|
.equ NRWW_START_ADDR = 0x3800
|
||||||
|
.equ NRWW_STOP_ADDR = 0x3fff
|
||||||
|
.equ RWW_START_ADDR = 0x0
|
||||||
|
.equ RWW_STOP_ADDR = 0x37ff
|
||||||
|
.equ PAGESIZE = 64
|
||||||
|
.equ FIRSTBOOTSTART = 0x3f00
|
||||||
|
.equ SECONDBOOTSTART = 0x3e00
|
||||||
|
.equ THIRDBOOTSTART = 0x3c00
|
||||||
|
.equ FOURTHBOOTSTART = 0x3800
|
||||||
|
.equ SMALLBOOTSTART = FIRSTBOOTSTART
|
||||||
|
.equ LARGEBOOTSTART = FOURTHBOOTSTART
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
; ***** INTERRUPT VECTORS ************************************************
|
||||||
|
.equ INT0addr = 0x0002 ; External Interrupt Request 0
|
||||||
|
.equ INT1addr = 0x0004 ; External Interrupt Request 1
|
||||||
|
.equ PCI0addr = 0x0006 ; Pin Change Interrupt Request 0
|
||||||
|
.equ PCI1addr = 0x0008 ; Pin Change Interrupt Request 0
|
||||||
|
.equ PCI2addr = 0x000a ; Pin Change Interrupt Request 1
|
||||||
|
.equ WDTaddr = 0x000c ; Watchdog Time-out Interrupt
|
||||||
|
.equ OC2Aaddr = 0x000e ; Timer/Counter2 Compare Match A
|
||||||
|
.equ OC2Baddr = 0x0010 ; Timer/Counter2 Compare Match A
|
||||||
|
.equ OVF2addr = 0x0012 ; Timer/Counter2 Overflow
|
||||||
|
.equ ICP1addr = 0x0014 ; Timer/Counter1 Capture Event
|
||||||
|
.equ OC1Aaddr = 0x0016 ; Timer/Counter1 Compare Match A
|
||||||
|
.equ OC1Baddr = 0x0018 ; Timer/Counter1 Compare Match B
|
||||||
|
.equ OVF1addr = 0x001a ; Timer/Counter1 Overflow
|
||||||
|
.equ OC0Aaddr = 0x001c ; TimerCounter0 Compare Match A
|
||||||
|
.equ OC0Baddr = 0x001e ; TimerCounter0 Compare Match B
|
||||||
|
.equ OVF0addr = 0x0020 ; Timer/Couner0 Overflow
|
||||||
|
.equ SPIaddr = 0x0022 ; SPI Serial Transfer Complete
|
||||||
|
.equ URXCaddr = 0x0024 ; USART Rx Complete
|
||||||
|
.equ UDREaddr = 0x0026 ; USART, Data Register Empty
|
||||||
|
.equ UTXCaddr = 0x0028 ; USART Tx Complete
|
||||||
|
.equ ADCCaddr = 0x002a ; ADC Conversion Complete
|
||||||
|
.equ ERDYaddr = 0x002c ; EEPROM Ready
|
||||||
|
.equ ACIaddr = 0x002e ; Analog Comparator
|
||||||
|
.equ TWIaddr = 0x0030 ; Two-wire Serial Interface
|
||||||
|
.equ SPMRaddr = 0x0032 ; Store Program Memory Read
|
||||||
|
|
||||||
|
.equ INT_VECTORS_SIZE = 52 ; size in words
|
||||||
|
|
||||||
|
#endif /* _M328PDEF_INC_ */
|
||||||
|
|
||||||
|
; ***** END OF FILE ******************************************************
|
||||||
|
|
@ -0,0 +1,42 @@
|
||||||
|
ASM=avra
|
||||||
|
#INCLUDE=/opt/microchip/mplabx/v6.05/packs/Microchip/ATmega_DFP/3.0.158/avrasm/inc/m328pdef.inc
|
||||||
|
INCLUDE=/opt/microchip/mplabx/v6.05/packs/Microchip/ATmega_DFP/3.0.158/avrasm/inc/
|
||||||
|
SRC=./src/main.s
|
||||||
|
OUT=./build/prog
|
||||||
|
MAPFILE=./build/prog.map
|
||||||
|
|
||||||
|
F_CPU=1000000UL
|
||||||
|
MCU=atmega328p
|
||||||
|
BAUD = 9600UL
|
||||||
|
PROGRAMMER_TYPE = usbasp-clone
|
||||||
|
PROGRAMMER_ARGS = -b 9600 -B 4 -v
|
||||||
|
|
||||||
|
|
||||||
|
OBJCOPY = avr-objcopy
|
||||||
|
OBJDUMP = avr-objdump
|
||||||
|
AVRSIZE = avr-size
|
||||||
|
AVRDUDE = avrdude
|
||||||
|
|
||||||
|
PROG=./src/main.s.hex
|
||||||
|
|
||||||
|
all:
|
||||||
|
${ASM} -I ${INCLUDE} ${SRC} -o ${OUT} -m ${MAPFILE}
|
||||||
|
|
||||||
|
flash: ${PROG}
|
||||||
|
$(AVRDUDE) -c $(PROGRAMMER_TYPE) -p $(MCU) $(PROGRAMMER_ARGS) -U flash:w:$<
|
||||||
|
|
||||||
|
clean:
|
||||||
|
if test -e ${SRC}.hex; then
|
||||||
|
echo "cleaing hex files!";
|
||||||
|
rm ${SRC}.hex;
|
||||||
|
done;
|
||||||
|
fi
|
||||||
|
|
||||||
|
flash_usbasp: PROGRAMMER_TYPE = usbasp
|
||||||
|
flash_usbasp: PROGRAMMER_ARGS = # USBasp works with no further arguments
|
||||||
|
flash_usbasp: flash
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,101 @@
|
||||||
|
; Author: Jake Goodwin
|
||||||
|
; Date: 2023
|
||||||
|
; Description: An assembly file for an avr328 chip.
|
||||||
|
|
||||||
|
;Needed for uc info and defines
|
||||||
|
;This is in the /opt/microchip/mplabx/v6.05/packs/Microchip/ATmega_DFP/3.0.158/avrasm/inc/m328Pdef.inc
|
||||||
|
;.device m328p
|
||||||
|
.include "m328Pdef.inc"
|
||||||
|
|
||||||
|
|
||||||
|
;The device is setup with 1Mhz internal clock.
|
||||||
|
|
||||||
|
.def mask = r16 ; mask register
|
||||||
|
.def ledR = r17 ; led register
|
||||||
|
.def loopCt = r18 ; loop count register
|
||||||
|
.def iloopRl = r24 ; inner loop register high.
|
||||||
|
.def iloopRh = r25 ; inner loop register low.
|
||||||
|
|
||||||
|
;.equ iVal = 39998 ; inner loop value
|
||||||
|
.equ iVal = 10000 ; inner loop value
|
||||||
|
|
||||||
|
.cseg
|
||||||
|
;.org 0x0000
|
||||||
|
.org 0x00
|
||||||
|
ldi r16, LOW(RAMEND) ;init
|
||||||
|
out SPL, r16 ;stack pointer
|
||||||
|
ldi r16, HIGH(RAMEND) ;to ramend
|
||||||
|
out SPH, r16 ; "
|
||||||
|
|
||||||
|
;setup the led
|
||||||
|
clr ledR ;clear led register
|
||||||
|
;ldi mask,(1<<PIND0) ;load 00000001 into register.
|
||||||
|
ldi mask, 255
|
||||||
|
out DDRD, mask ;set pinD0 to output.
|
||||||
|
|
||||||
|
|
||||||
|
ldi r30, 0x1
|
||||||
|
sts 0x200, r30
|
||||||
|
|
||||||
|
;ldi ledR, 1
|
||||||
|
;jmp start
|
||||||
|
;jmp ledchaser
|
||||||
|
jmp check_address
|
||||||
|
|
||||||
|
;checks to see if an address in RAM location 0x200 contains value 0.
|
||||||
|
check_address:
|
||||||
|
.equ myloc =0x200
|
||||||
|
|
||||||
|
lds r30, myloc ;loads data from ram into register 30
|
||||||
|
tst r30 ;sets flags basedo n r30
|
||||||
|
|
||||||
|
brne ledchaser ;branch if r30 isn't zero.
|
||||||
|
|
||||||
|
|
||||||
|
sbi DDRD, 1 ;set led pin for output.
|
||||||
|
sbi PORTD, 1 ;turn on the led pin.
|
||||||
|
|
||||||
|
done: jmp done
|
||||||
|
|
||||||
|
ledchaser:
|
||||||
|
out PORTD, ledR ;write led register to portd
|
||||||
|
|
||||||
|
lsl ledR
|
||||||
|
ldi loopCt,25
|
||||||
|
rcall delay10ms
|
||||||
|
|
||||||
|
tst ledR
|
||||||
|
brne ledchaser
|
||||||
|
|
||||||
|
ldi ledR, 1
|
||||||
|
rjmp ledchaser
|
||||||
|
|
||||||
|
|
||||||
|
start: eor ledR,mask ; toggle PIND0 in led register
|
||||||
|
|
||||||
|
;indicate it's in start.
|
||||||
|
sbi DDRD, 1
|
||||||
|
sbi PORTD, 1
|
||||||
|
|
||||||
|
out PORTD,ledR ; write led register to PORTD
|
||||||
|
|
||||||
|
;ldi loopCt,50 ; initialize delay multiple for 0.5 sec
|
||||||
|
ldi loopCt,25 ; initialize delay multiple for 0.5 sec
|
||||||
|
rcall delay10ms ; call delay subroutine
|
||||||
|
|
||||||
|
rjmp start ; jump back to start
|
||||||
|
|
||||||
|
delay10ms:
|
||||||
|
ldi iloopRl, LOW(iVal) ;initialize inner loop registers
|
||||||
|
ldi iloopRh, HIGH(iVal) ;high and low.
|
||||||
|
|
||||||
|
;sbiw, subtract imediate from word.
|
||||||
|
iLoop: sbiw iLoopRl, 1 ; decrement inner loop register.
|
||||||
|
brne iLoop ;branch to iLoop if iLoop register zero.
|
||||||
|
|
||||||
|
dec loopCt ;decrement outer loop reg
|
||||||
|
brne delay10ms ;branch to oloop is zero.
|
||||||
|
|
||||||
|
nop ;no operation, do nothing.
|
||||||
|
ret ;return from subroutine.
|
||||||
|
|
||||||
|
|
@ -0,0 +1 @@
|
||||||
|
:00000001FF
|
||||||
|
|
@ -0,0 +1,8 @@
|
||||||
|
:020000020000FC
|
||||||
|
:100000000FEF0DBF08E00EBF11270FEF0AB9E1E0B7
|
||||||
|
:10001000E09300020C940C00E0910002EE2321F426
|
||||||
|
:10002000519A599A0C9412001BB9110F29E10BD067
|
||||||
|
:100030001123D1F711E0F8CF1027519A599A1BB923
|
||||||
|
:1000400029E101D0F9CF80E197E20197F1F72A95F4
|
||||||
|
:06005000D1F70000089545
|
||||||
|
:00000001FF
|
||||||
Binary file not shown.
Loading…
Reference in New Issue